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Three-Level Neutral Point-Clamped (NPC) Traction Inverter Drive for Electric 
Vehicles  
Abhijit Choudhury, Ph.D. 
Concordia University, 2015 
The motivation of this project was to develop a three level neutral point clamped (NPC) 
traction inverter for a permanent magnet synchronous machine drive. The three-level inverter 
helps to reduce the total inverter losses at higher switching frequencies, compared to a two-
level inverter for electric vehicle applications. The three-level inverter has also more power 
switches compared to the two-level inverter. This helps to reduce the voltage stress across the 
switches and the machine winding. In addition, it also allows an increase in the DC-link 
voltage, which in turn helps to reduce the DC-link current, phase conductor size and the 
associated losses. Moreover, at higher DC-bus voltages the power switches will have lower 
thermal stress when compared to the 2-level. However, the NPC inverter topologies have an 
inherent problem of DC-link voltage balancing. 
In the initial part of this thesis, a novel space vector based DC-link voltage balancing 
strategy is proposed. This strategy can keep the two DC-link capacitor voltages balanced 
during transient changes in both speed and torque. The performance of the three-level 
inverter system is then compared with a two-level inverter based drive to validate its 
performance improvement. The results showed a significant reduction in total voltage and 
current harmonic distortions, reduced total inverter losses (by 2/3
rd
) and was even was able to 
keep the neutral point fluctuation low at all operating load power factor conditions. 
The second motivation of this thesis was to reduce the computational time in the real-time 
implementation of the control logic. For this purpose, a modified carrier and hybrid-carrier 
based PWM strategy was proposed, which also kept the DC-link capacitor voltages balanced. 
The modified carrier based strategy was able to reduce the switching losses compared to the 
conventional strategies, while the hybrid-carrier based strategy kept the advantages of both 
carrier and the space vector techniques. 
Finally, a performance comparison study was carried out to compare the total harmonic 
distortion, switching loss distribution, and total inverter loss of all the four proposed 
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Chapter 1.  Introduction 
Due to continuous increase in fuel price, reduction in oil reserves and to reduce the air 
pollution, electric vehicles have become viable solutions. Due to advancement in power 
electronics and battery technology it is possible to design much advanced electric and hybrid 
electric vehicles, with improved performance. Also, it is now possible to drive an EV with a 
range of 480 Km on a single charge [1], [2]. In the past, DC machines were widely used for 
traction applications, due to simple speed control techniques [3], [4]. However, compared to 
the AC machines, DC machines have major drawbacks of high rotor inertia, cost, and 
maintenance issues related to brushes. Due to these disadvantages, modern day traction drives 
are designed with AC machines. These types of machines have simple mechanical 
construction and low maintenance cost. However, speed controls for AC machines are not as 
simple as DC machines. They need special power electronic converters to drive them [5]-
[14]. Switch reluctance machines are also attractive solution for electric vehicle applications 
due to their simple, rugged construction and fault tolerant design of power electronics 
convectors. However, due to their higher torque ripple and acoustic noise, they are not still 
preferred for EV applications. However, for high power mining tracks where noise and 
torque ripple are not of great concern, they could be useful.  Fig. 1.1 shows the classification 
of different types of electric machines available for traction applications. 
 
Figure 1.1 Electric machines used for traction applications. 
Among all AC machines, both induction and synchronous machines are generally widely 
used for traction applications. However, permanent magnet synchronous machines (PMSM) 
are most favourable, due to their high power density magnets, which helps reduce the 
machine size and weight, compared to the induction machines of the same peak power rating 
(kW). Due to the presence of permanent magnets in the rotor, PMSMs can produce higher 
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torque and depict faster dynamic response. However, to operate these machines for different 
speeds and load torques, controlled DC/AC inverters are required. Moreover, these types of 
converters need to be designed to produce high efficiency. Due to the development of 
adjustable DC/AC drives, the performances of AC machines have increased tremendously. A 
typical structure of an adjustable speed drive system is shown in Fig. 1.2. 
 
Figure 1.2 AC/DC/AC power converter stage for traction application. 
The battery charging state includes a three phase rectifier which converts the three phase 
AC voltage to DC voltage to charge the high voltage battery pack. Different types of DC-DC 
converters are generally being used to match the voltage levels of rectified output voltage and 
the voltage of the high voltage battery pack. The DC-link capacitor is generally being used to 
filter out the high frequency switching ripples from the battery. Different types of PWM 
techniques are then used to trigger the three phase inverter to drive the traction machine. 
Furthermore, LC-filters are generally used at the output of the DC/AC inverter, to make the 
voltage as close as possible to sinusoidal for effective motor operation. When cable lengths 
are long, LC-filter is essential [15], to reduce the stress applied on the machine windings. Fig. 
1.3 shows the different available DC/AC converters used for medium power traction. 
Voltage source inverters (VSIs) are generally preferred in adjustable traction speed drives 
to control the output voltage and frequency. VSIs depict faster dynamic response compared to 
current source converters (CSIs), since there exists no line inductor in the DC link. VSIs can 
be divided into two configurations; typical 2-level and multilevel inverters. For future high-
power electric traction applications, such as EV transit bus or railway propulsion 
applications, the battery DC-link voltage needs to be increased to about 600 V (compared to 
300 V, as is the case in the commercially available Nissan Leaf 
®
). For a 2-level inverter 
scenario, with higher blocking voltage and frequency, losses (conduction and switching) 
would be extremely high. These losses are usually dissipated by a heat sink. To dissipate this 
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large amount of power, the heat sink size and cooling system needs to be increased, which 
will increase the space requirements. Hence, multilevel inverters are suggested as a solution, 
mainly because it portrays a lower blocking voltage per device, which reduces the devise 
losses compared to 2-level inverters [16]-[19]. 
 
Figure 1.3 Different DC/AC power converters use for motor drives applications. 
Fundamentally, the 2-level inverter based vector control of PMSM can be divided into 
two categories; current control and voltage control. In the current control strategy, a 
hysteresis band is generally used, to keep the phase current within a predetermined limit, 
depending on a specified current reference value [20]-[24]. However, due to the presence of 
this hysteresis band, it is not possible to keep switching frequency constant. Switching 
frequency keeps on changing, depending on the current reference and hysteresis band. Hence, 
as far as possible, this type of control scheme is not used for adjustable speed drives. 
On the other hand, voltage controlled PWM strategies are generally widely used for 
adjustable speed drives, because they can provide a fairly constant switching frequency. 
Voltage controlled PWM schemes can be divided into two strategies; continuous and 
discontinuous conduction (CPWM, DPWM). Both the continuous and discontinuous 
conduction mode can be further subdivided into the Sine PWM (SPWM) and Space-vector 
PWM (SV-PWM) techniques. The maximum phase voltage peak, which can be achieved by 
SV-PWM is 57.77% of the total DC-link voltage. It is around 15% more compared to the 
sine-PWM technique [25]. SPWM is the simplest constant switching frequency PWM 
scheme used in adjustable speed drives. However, it results in reduced DC-link voltage 
utilization compared to the SV-PWM scheme. Hence, SV-PWM techniques are the most 
widely used for generating switching pulses for DC/AC traction inverters [26]-[31]. 
However, sine-triangle PWM with third harmonic injection shows the same DC-bus voltage 
utilization as SVPWM based strategy discussed in [32]-[34]. 
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To improve inverter efficiency by reducing the switching losses at peak load currents, a 
control strategy was introduced by researchers in late 1990s. It is known as the discontinuous 
pulse width modulation scheme [36]-[39]. In this strategy, when the inverter phase current 
goes higher than a specified limit, one of the phases is forced to be clamped to either the 
positive or the negative DC voltage. As one of the inverter phases stops switching for certain 
time duration (120°), it reduces the switching losses to around 33%, compared to the 
conventional PWM technique [35]. 
In EVs the main bottle neck is the battery pack, because it is the main source of power to 
the motor and other control circuits which drives the vehicle. The battery pack takes a 
significant amount of the space for vehicles, which directly impacts on the vehicle weight and 
performance. One way to approach this problem is to develop a more advanced battery 
technology to increase the power density of the battery module or to increase the power 
density of the inverter drives module. The main space utilized by the inverter drive system is 
by the heat sink, DC-link capacitor and the other passive components. So by reducing the size 
of those components, it will be possible to reduce the total size of the system. The size of the 
passive components is designed by the operating frequency and size of the heat sink is 
designed by the power switches losses. So increase in the switching frequency of the 
conventional two-level inverter will reduce the passive component size. However, it will 
increase the switching losses which will directly have an effect on the size of the cooling 
system and heat sink size. Presently at higher machine speeds above base speed the switching 
frequency is generally 12.0 kHz depending on load torque requirement and DC-link voltage 
generally 450.0 V to keep the switch losses low. However, it introduces more current for the 
same amount of output power compared to the higher DC bus voltage. Fig. 1.4 shows the 
general schematic of electric vehicle drive train.   
  To overcome these problems, a 3-level inverter could be a potential solution. It has 
reduced switching losses and voltage ratings per device are also half for same DC-link 
voltage level. Multilevel inverters have attracted special attention in high power applications 
for the last three decades, after its introduction in 1981 [40]. Due to low power ratings of the 
switches used for multilevel inverters compared to two-level inverters for same DC-bus 




Figure 1.4 Schematic of a pure electric vehicle control. 
There are other additional advantages like a reduction in total harmonic distortion (THD) 
due to an increase in the number of voltage steps, which then reduces EMI emission and high 
dv/dt stress across semiconductor switches. Other typical problems associated with two-level 
inverters like stator winding insulation break down and bearing failures can also be 
significantly reduced in three-level inverters [41].  
1.1. Different Multi-Level Inverter Control Strategies 
As shown in fig. 1.3, multilevel inverters can be divided into three categories. A detailed 
study on the different multilevel inverter strategies are explained as follows. 
1.1.1. H-Bridge Inverter  
Fig. 1.5 shows the block diagram of a cascaded H-bridge inverter [42]-[47]. In this 
topology, each power unit, which is composed of four power switches, is supplied by 
separate DC voltage units. Hence, the number of voltage steps in the output voltage will be 
(2n+1), where n is the total number of separate DC-power supply units. Hence, in 
applications requiring separate DC power sources, H-bridge inverters present an attractive 
solution. However, for EV applications, where the source of DC power supply is a high-
voltage battery pack, it would be very difficult to extract separate connections out of each 
battery cell or battery module. Moreover, extra control circuits may also be required to 
balance the cells, which will add extra complexity to the system. Thus, an H-bridge 





Figure 1.5 Three-phase n-level cascaded H-bridge inverter. 
However, in applications where small, discrete DC power sources are available, such as 
fuel cells, wind power, and solar power, the H-bridge multilevel topology could provide 
enormous benefit.  
1.1.2. Flying Capacitor Inverter 
Fig. 1.6 shows the topology of a capacitor-clamped (flying capacitor) multilevel DC/AC 
inverter. It was first introduced by Meynard and Foch in 1992 [48]. In this topology, for n 
number of output voltage levels, (n-1) numbers of capacitors are generally required. The 
capacitors are connected in a ladder structure, whereby each capacitor voltage is different 
from the nearest one. One of the advantages of this topology is that, it has redundancies for 
inner voltage levels. In other words, two or more valid switching combinations can produce a 
desired output voltage. Moreover, the phase redundancy of clamped capacitors helps balance 
the capacitor voltages [49]-[54]. However, due to the large number of capacitors required in 
this topology, serious space implications exist, which negatively influences the power density 
of the inverter. Hence, this topology may not be the best choice for EV traction, where space 





Figure 1.6 Three-phase, n-level, clamped capacitor inverter. 
1.1.3. N-Level Neutral-Point-Clamped (NPC) Inverter 
Fig. 1.7 shows the schematic diagram for a neutral point diode-clamped (NPC) multilevel 
inverter, introduced by Nabae, Takahashi, and Akagi, in 1981 [40]. Compared to the flying 
capacitor topology, in NPC inverters, capacitors are replaced by diodes, and the common 
points are connected to the DC link capacitor neutral point. For an n-level NPC inverter, 
required numbers of capacitors would be (n-1). Hence, the total number of capacitors used is 
reduced drastically, which helps reduce use of passive components. This also reduces the 
overall space and weight. Therefore, comparing space, weight, and complexity of control 
strategy, as well as to reduce the number of passive components, NPC multilevel inverters are 




Figure 1.7 Three-phase n-level neutral point clamped inverter. 
1.2. Different Available PWM Strategies for Multi-Level Inverters 
Although, 3-level neutral point clamped inverters (NPC) have been studied quite widely 
recently, the DC-link voltage balancing algorithm is still a major concern [55] and considered 
a disadvantage from a control standpoint. When the two DC-link capacitor voltages are 
unbalanced, the DC-link neutral point potential (NPP) can significantly fluctuate, which may 
cause failure of the switches due to over voltage stress. Increasing the DC link capacitance 
may solve this problem to some extent; however, this scenario will increase the overall cost 
of the system. There exist numerous topologies for balancing the two DC-bus capacitor 
voltages, depending on application requirements. In general, there exist two types of DC-link 
capacitor voltage balancing schemes in literature; Hardware and PWM based control 
techniques. In the hardware based technique, two capacitor voltages are kept constant by 
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using two separate rectifiers [56], whereby they need two transformers with isolated 
secondary windings, which in turn, increases the total system cost. Moreover, they are large, 
less efficient, and add more cost to the system. This type of transformer can be replaced by 
connecting two back-to-back NPC converters [57]-[59]. 
Again, PWM based control strategies for 3-level inverters can be divided into three 
categories [60]: 1. Selective-harmonic-elimination (SHE), 2. Carrier-based PWM (CB-
PWM), and 3. Space vector PWM (SV-PWM). A detailed study of the available and most 
widely used available DC-bus balancing topologies are presented below.  
1.2.1. Selective-Harmonic-Elimination (SHE) Based PWM Strategy 
Selective harmonic elimination strategy provides certain advantages over other PWM 
based control strategies [61]-[64]; such as reducing the switching losses by reduced 
switching, better utilization of the DC-link voltage and higher power quality by reducing the 
lower order harmonic components. However, all the SHE strategies proposed so far are based 
on the generation of commutation angle (α1, α2… αn). These angles are generated by equating 
the equation of the harmonic components to zero, that are required to eliminate. Solutions of 
these equations are computationally cumbersome and take a lot of processor memory and 
processing time. Hence, most of the SHE strategies are generally used for high and medium 
power applications, where switching frequencies are in the range of 200-800 Hz and power 
frequency of 0-50 Hz. Moreover, no DC-link voltage balancing strategy is shown with the 
SHE strategy, which will make the system more complicated for multilevel inverters. The 
DC-link of these inverters is generally supplied by separate three-phase rectifiers across each 
capacitor for NPC inverters. Hence, for electric vehicle applications where, machine speed 
goes as high as 800.0 Hz and the DC-link balancing strategy will also be incorporated with 
the PWM strategy, SHE technique could not be of great interest. 
1.2.2. Carrier PWM Based Strategy 
Based on the SPWM control strategy, a switching frequency optimized PWM control 
(SFO-PWM) was introduced for NPC inverters, with DC-link voltage balancing [65]. In this 
strategy, depending on the DC-link capacitor voltage deviation, offsets were used in addition 
to the reference three-phase voltage signals. Because of SPWM, this strategy is not easily 
able to utilize DC-link capacitor voltage efficiency, compared to SV-PWM strategy. Large 
values of DC-link capacitors are used, which helps reduce the DC-link capacitor voltage 
deviation. On the other hand, the proposed strategy has not been tested for a wide range of 
speed and torque variation, to show performance efficiency. 
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Based on average neutral point current flowing in to or out of the DC-link capacitor, a 
capacitor voltage balancing strategy is also proposed in [66], [67]. In this strategy, the neutral 
point current is integrated, which generates the neutral point voltage deviation. Based on this 
value, a zero sequence voltage (vo) is added or subtracted from the reference voltage signal, 
to generate the switching pulses. Because of neutral point current integration, the procedure 
has a certain time delay associated with it. Hence, for high speed operation, this strategy may 
introduce larger voltage deviation in the DC-link capacitor voltages. Moreover, capacitor 
values selected is also high, and no transient or steady state performances are shown to 
validate the proposed scheme. 
A hysteresis controller for capacitor voltage balancing is presented in [68], which keeps 
the two DC-link capacitor voltages within a certain tolerance band. Unfortunately, this 
technique has no restriction on the choice of switching state, and simultaneous switching may 
occur. Instantaneously switching an output through more than one level can result in 
significant voltage stressing of devices. Also, test results show that the neutral point rapidly 
diverges, when the control signal is removed. However, without sharing the redundant states, 
the PWM controller itself becomes unbalanced, and neutral point divergence is unavoidable.  
Another DC-link voltage balancing scheme is also proposed based on integration of 
neutral point capacitor current in [69]. In this study, the effect of a regenerative condition on 
capacitor balancing is also considered. 
An improved carrier based PWM (CB-PWM) is proposed in [70], based on NTV-SVM 
strategy. In this strategy, a zero-sequence component of voltage, based on capacitor voltage 
unbalance, is added to the reference voltage signal. Performance comparison with SPWM 
strategy, based on NP voltage oscillation, is also studied. However, applications of the 
proposed system with system transients are not shown. Moreover, addition of zero-sequence 
voltage components with the reference voltages could lead to a modulation value, which can 
clamp one of the phase voltages. This situation can create further unbalance at the neutral 
point. 
A carrier-based PWM strategy is introduced in [80], which is capable of eliminating low 
order harmonics. However, it increases the switching frequency by one-third compared to 
conventional SV-PWM techniques. In this control strategy, DC-link voltage deviation is 
reduced by shifting the modified modulation signals in accordance with the capacitor voltage 
differences. However, no transient results are shown to demonstrate the DC-link voltage 
balancing ability of the scheme and the system takes a considerable time before converging. 
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A PI controller is proposed in [72]-[75], to calculate the NPP fluctuation with a carrier 
based PWM technique. In this strategy, neutral point current is integrated for one switching 
cycle, and then it is subtracts from zero, and passes through a PI controller, to generate the 
duty for redundant voltage vectors. Although experimental results show that the proposed 
control strategy is capable of keeping the neutral point voltage stable, the system is highly 
dependent on the PI gain. 
A carrier based neutral point potential regulator is proposed in [76], with continuous 
change in variable offset voltage components, to keep the capacitor voltage deviation 
constant. The offset is generated, by comparing the difference between the capacitor voltages, 
with zero- and pass-through PI control block. As a PI controller has its own settling time and 
overshoot, for motor drive applications, it may lead to asymmetrical switching of NPC 
inverter.  
Based on the sensed motor phase currents and power factor, an analytical equation is 
derived to calculate the DC-offset voltage to remove the PI controller and the two DC-link 
voltage sensors in [77]. For this analysis a balanced system is considered, and it is assumed 
that all the machine parameter will remain constant. However, in practical system machine 
parameters varies with temperature and other factors, which can leads to an inaccurate value 
of the DC-offset voltage. An inaccurate DC-offset value could lead to a more unstable 
system. Moreover, no experimental studies are performed to show the effectiveness of the 
proposed system. 
A carrier-based DC-link voltage balancing topology, with injection of third harmonic 
component in the fundamental, is presented in [78]. The 3
rd
 harmonic is added with both the 
carrier and the reference modulation signal and the NPP variation is studied. Although results 
showed a stable operation of the NPP in steady state, at transients it may clamp one of the 
phases and introduce over modulation. 
DC-link capacitor balancing by injecting a neutral point current is proposed in [79]. The 
main shortcoming of this strategy is the additional hardware and complexity of the control 
system. Another method, by connecting the neutral point of inverter and the corresponding 
AC-side system, is presented in [80]. The drawback of this method is the existence of zero-
sequence current on the AC side, which may not be acceptable, due to heating or magnetic 
saturation of transformer. 
Another carrier based strategy with offset addition is proposed in [81]. Simulation and 
experimental results are shown to validate the strategy. Results showed required steady state 
stability, however no transient performances are demonstrated. 
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In [82], [83] a modified carrier signal is proposed, based on the min-max control. It 
divided the main carrier signal in two parts for upper and lower carrier signals. It also 
proposed an analytical calculation of the duty ratio that is required to add with the main 
modulating signal to keep the DC-link capacitors balanced. However, it has a common 
problem with the calculation of the proper DC-offset value. If this generated DC-offset goes 
out of limit, it could unbalance the capacitors. A modified carrier based PWM scheme, which 
uses one carrier frequency instead of two is shown in [84]. However, DC-link capacitor 
balancing capability is not shown. 
In [85], authors showed three different type of carrier-based-modulation for NPC inverter 
depending on the phase shift between the two carrier signals. Simulation studies are 
performed to show the total voltage and current harmonic distortion. However, no results are 
shown to balance the two DC-link capacitor voltages. 
1.2.3. Space-Vector Based PWM (SV-PWM) Strategy 
A generalized, fast SVM algorithm for multilevel inverters is proposed in [86] for n 
number of levels, to reduce implementation complexity. However, no simulation and 
experimental results are shown to prove the system performance. 
A control strategy based on small voltage vector redundancy is presented and 
experimentally verified in [87]-[89]. In this topology, a redundancy factor “α” is introduced 
to utilize the positive and negative small voltage vectors, which produce the same output 
voltage, but affects the two capacitor voltages differently. However, to compute the value of 
“α” online, it produces 1.0 m-sec of computation delay time. This is an iterative process 
which may introduce higher capacitor voltage deviation for application like motor drives with 
high load transients. Experimental results are shown only at steady state and it shows large 
computational delay time to reduce capacitor voltage deviation. DC-link voltage balancing 
for over modulation regions are also studied and implemented by researches in [90]. In this 
strategy conventional nearest three vector (N3V) scheme is used at modulation indices below 
1 and above that the proposed strategy is used. 
Based on the distribution of redundant small voltage vectors, another control strategy is 
introduced in [91], [92]. In this topology, 4 sub-sectors are further divided in to 6, to make 
the number of switching sequences symmetrical. Although experimental results show 
reduced capacitor voltage variation, system transient studies are not performed. Moreover, 
derivation of distribution factor “α” is not shown and system computational complexity also 
increased due to increased number of sub-sectors. 
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Based on the two capacitor voltage deviation, calculated from individual capacitor 
currents, a capacitor voltage balancing algorithm is also proposed in [93]. Switching 
sequences are generally altered depending on the instantaneous states of capacitor voltages. 
As capacitor voltages are calculated by integration, additional computation delay time is 
introduced in the system. Moreover, in this strategy, both the positive and negative redundant 
states are used in the same switching sequence, which may influence the capacitor voltage 
deviation in transients. 
A virtual space-vector scheme (VSVS) – an advanced PWM scheme – capable of 
controlling the neutral point voltage over entire range of output voltage is presented in [94]. 
According to this topology, the virtual point, based on the small and medium voltage vectors, 
is added in each sector, which helps to keep the capacitor voltage deviation at a 
predetermined level. However, the inclusion of an additional vector, which keeps neutral 
point current zero, creates a more complicated system in terms of real-time implementation 
and increases the switching frequency. Moreover, experimental results show only steady-state 
results, without any transients and rapid load variations.  
A more complicated system is proposed based on dividing the space vector area into more 
sectors by calculation of position and length of the boundary vectors in [95]. Redundant 
voltage vectors time duration are calculated using dc-link voltage unbalance, neutral point 
current and DC-link capacitance. 
A SV-PWM technique which can operate at deep modulation indices and at low power 
factor is proposed in [96]. The proposed strategy claims to reduce the effect of third 
harmonics in the neutral. The modulation indexes are obtained directly from the unbalanced 
SV diagram. Experimental results show significant amounts of deviation in capacitor 
voltages. Also, low frequency NP voltage oscillation still persists.  
A number of modified NTV control strategies are proposed in [97], [98] wherein the 
capacitor voltage deviation is kept under a certain band, by sensing the 3-phase currents. 
Based on the 3-phase currents, the neutral point current is calculated, and duty ratios of the 
nearest three vectors are changed, to keep current in a particular tolerance level. The control 
action is set to take place at the zero crossing of neutral current. Although this topology is 
capable of keeping the neutral point voltage at a desired level, it needs a lot of computation as 
well as zero neutral point current detection, and still it produces significant amount of 
capacitor voltage deviation. 
An iterative technique to solve the DC-link capacitor voltage balancing is proposed in  
[99], depending on the neutral point current. In this strategy, the zero-sequence voltage is 
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added at each sampling time, and neutral point potential is observed, to keep the voltage 
deviation within a particular band. Although capacitor voltage deviation was maintained 
within a particular band, system computation time is very large, and hence, makes this 
strategy non-suitable for fast transient systems. 
An alternative DC-link voltage balancing strategy, based on two-capacitor voltage 
sensing, is proposed in [100] and [101]. In this strategy, the duty time of the redundant 
voltage vectors are changed between each switching cycle, based on the capacitor voltage 
unbalance. Although the proposed controller showed fairly good performance, the system 
may suffer from asymmetrical switching, due to the change in duty in between switching 
cycles. Moreover, due to the switching vector change in between switching cycle, could lead 
to more switching losses. Furthermore, a SV-PWM based 3-level invert control strategy is 
also developed without considering the problem with capacitor voltage balancing in [102], 
[103]. 
A detailed study of the effect of linear and nonlinear loads on DC-link capacitor voltages 
is presented in [104]. However, no neutral point balancing strategy is proposed. Based on the 
symmetry between 2-level inverter space vector diagram and the 3-level inverter, a modified 
DC-link capacitor voltage balancing topology is developed in [105]. Although, the control 
strategy developed is fairly novel, it makes the system too complicated. A hybrid controller, 
using SV-PWM and SHE-PWM, is proposed in [63]. However, the problem associated with 
capacitor voltage deviation is not presented.  
A new space vector modulation scheme, to eliminate even order harmonics in the inverter 
output voltages, is proposed in [106]. However, DC-link voltage balancing capability is not 
proven with the proposed scheme. A modified control strategy, by calculating the time offset, 
based on phase current, and the dwell time of the small and medium voltage vectors, is 
proposed in [107]. Simulation and experimental results are presented to support the control 
scheme. However, effects of the control strategy on the phase voltage harmonic distortion are 
not presented. 
A hybrid control strategy based on NTV and NTV
2
 is proposed in [108], [109]. The 
proposed strategy uses nearest three vector (NTV) modulation scheme for each fundamental 
cycle and uses NTV
2
, when NTV scheme is not sufficient enough to keep the DC-link 
capacitor voltage stable. Although experimental results show required performance with 
balanced load, dynamic performance of the system is not validated. 
Another capacitor voltage balancing strategy based on the redundant voltage vectors is 
proposed in [110]. In this strategy both the positive and negative voltage vectors are used in 
15 
 
each switching sequence which increases switching losses by introducing more switching 
states. Moreover, the redundant vectors use time sharing between the positive and negative 
voltage vectors, to keep the DC-link capacitor voltages balanced. However, if the time 
sharing is not optimized, it would create additional voltage deviation at neutral point. In [111] 
authors presented direct torque control of induction machine with three-level NPC inverter. 
However, no DC-link capacitor voltage balancing issue is discussed. 
1.2.4. Other Available Neutral Point Clamped Control Schemes 
Another critical issue with adjustable speed drives is that they inherently produce 
common-mode voltages, which generate common-mode currents. These currents flow though 
stray capacitances of electric machines very easily. Hence, these currents directly affect 
machine bearings and generate electro-magnetic interference (EMI) with neighbouring 
electronic devices. Multilevel inverters produce lower EMI than a corresponding 2-level 
inverter of same size (kW output power rating). However, to reduce the EMI effect further, a 
carrier-based PWM control strategy is proposed in [112]. In [113] a DC-link voltage 
balancing strategy is proposed with reduced common mode voltage. However, no transient 
results are shown to demonstrate the controllability of the proposed scheme. 
A self-neutral point balancing topology is proposed in [114], [115] whereby the switching 
sequence related to the upper and lower capacitors are used alternatively. Although, this 
configuration is suitable for systems with slow dynamics, for adjustable speed drives, it may 
cause tremendous amount of issues. Moreover, if the capacitor voltages have some initial 
unbalance, it can produce further deviation, if it is not stabilized quickly. 
A hysteresis current control based 3-level NPC inverter with DC-link capacitor voltage 
balancing is also proposed in [116]-[121]. In this control strategy, like 2-level hysteresis 
current control, reference and load currents are compared and passed through a hysteresis 
block to generate the PWM control signals for the switches. Although, it is a fast control 
strategy, it suffers from the fundamental problem of variable switching frequency, which 
keeps changing with load variations and the hysteresis band. The problem associated with 
pure reactive power compensation for 3-level inverter used in Flexible AC Transmission 
systems (FACTS) and balancing DC-link capacitor voltages under those conditions are 
proposed in [122]. 
Different fault tolerant operations of neutral point clamped inverter with active NPC is 
also proposed in [123], [124]. In these strategies the NPC diodes are replaced with switches, 
which can enable the system to operate for both single and multiple device open and short 
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circuit conditions, which intern increases the system reliability. However, with higher 
numbers of IGBT switches instead of power diodes will make the system cost and total 
inverter losses comparatively higher than the conventional NPC structure. 
1.3. Discontinuous-PWM Scheme for Three-level Inverter 
In case of continuous PWM strategies, phase voltages are continuously switched between 
positive, negative, or zero switching states. When the inverter load current is high, this 
switching contributes considerable amount of switching losses in the converter, which lowers 
the inverter efficiency considerably. In case of a discontinuous PWM strategy, depending on 
load current, one of the phase stops switching for 120°, so that switching losses are reduced. 
With this strategy, the inverter switching loss can be reduced to one-third, compared to the 
conventional SV-PWM strategy. In case of 2-level inverters, since there exists no issue 
related to capacitor voltage unbalance, it is widely used in adjustable speed drives. However, 
in case of a 3-level inverter, it produces challenges, because of capacitor voltage unbalance. 
Few research studies show possible switching schemes, which allow DC-link capacitor 
voltage balance even in a discontinuous zone [125]-[128]. However, results are not still 
convincing for adjustable speed drives, with dynamic changes in load. 
A detailed comparative study is performed in [129]-[132], to show the performance 
comparison between carrier-based and SV-PWM. Results show that, when carrier-based 
PWM is used, computation time reduces by 50%, compared to when SV-PWM is used. It 
must be noted, however, that total harmonic distortion (THD) for both control strategies are 
identical. 
Compared to a Surface PMSM (SPMSM), Interior PMSM (IPMSM) has a broader range 
of speed variation, because of larger stator inductance. Moreover, because of the presence of 
reluctance torque, which exists due to the difference between the two inductances, Ld and Lq, 
torque produced by IPMSMs is slightly higher compared to SPMSMs for the similar per-unit 
stator current [133]-[145]. Hence, the performance of an IPMSM will also be studied, with a 
3-level inverter, and its effect on DC-link capacitor voltage balancing will be analysed. 
1.4. Research Goals and Objectives 
The main focus of this project is to: 
1. Develop a PWM control strategy for three-level neutral point clamped inverter (NPC) 
which takes care of the DC-link voltage balancing with the modulation technique, without 
any external voltage balancing hardware circuit. 
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2. Detailed performance comparison study between two- and three-level inverter 
considering, total voltage harmonic distortion (THD), capacitor current ripple (Icapripp), 
torque ripple (Trip) and total inverter loss (Switching and conduction). 
3. Performance analysis of three-level inverter with SVPWM, carrier based PWM and 
discontinuous pulse width modulation (DPWM) schemes. 
4. Performance analysis of the proposed three-level inverter controller with interior 
permanent magnet machine (IPMSM) for wide range of speed variations. 
1.5. Research Contributions 
Following are the key contributions of this research: 
1. A novel reduced switching loss based SVPWM strategy is proposed for both the SPMSM 
and IPMSM including field weakening operation. The developed controller is also 
capable of sustaining the difference between the DC-link capacitor voltages within a 
tolerance level. 
2. Detailed simulation, experimental and validation studies are carried out, to depict the 
performance improvement using the proposed control strategy of the 3-level over the 2-
level inverter. Comparative analyses of the results are also presented. 
3. A hybrid carrier based PWM strategy for both continuous and discontinuous conduction 
mode is proposed, which uses both the carrier based and space vector strategy to keep the 
DC-link capacitor voltages balanced (Hybrid PWM).  
4. Detailed comparison studies of conduction and switching loss distribution for IGBTs, 
IGBT anti parallel diodes, and NPC diodes are carried out with change in modulation 
index for conventional and the different proposed control strategies. Total inverter losses, 
torque ripple, neutral point voltage fluctuation comparison with change in switching 
frequencies is also carried out. 
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1.6. Organization of the proposal 
This proposal is organized as follows: 
Chapter 1: Presents detail literature survey on the types of inverter used for electric vehicle 
drive application, their drawbacks and requirement for three-level inverter. Also different 
existing DC-link voltage balancing topologies are described and their associated problems for 
electric vehicle drives applications are also highlighted. 
Chapter 2: Investigate the root cause for DC-link voltage unbalance and proposed a reduced 
switching loss based control strategy, which keeps the two DC-link voltages balanced in a 
particular tolerance level of (5%) the total DC-link voltage. The proposed scheme also able to 
use lower number of switching states compared to the conventional one. Detail simulation 
and experimental studies are carried out to proof the controllability of the proposed system. 
Furthermore, the strategy is modified to take care of the lower power factor condition. 
Chapter 3: Presents a details simulation and experimental study of two-level inverter with 
SPMSM machine. The results are then compared with the three-level inverter based drive. An 
analytical expression of capacitor current is also derived. Results show a considerable 
improvement in total voltage harmonic distortion for three-level inverter with the proposed 
scheme and also considerable amount of reduction in total inverter losses as well. 
Chapter 4: A modified carrier based PWM is proposed, which reduced the number of carrier 
signals to one and also simplifies the expression of duty cycle to trigger the IGBT switches. 
Moreover, a hybrid PWM strategy is proposed which uses the carrier based approach to 
generate the duty cycle with reduced computational time and complexity associated with the 
SVPWM based strategy and uses the redundant vector approach to keep the DC-link 
capacitor voltages balanced. It helps eliminate the DC-offset addition associated with the 
carrier based approaches. The proposed strategy is further extended for discontinuous PWM 
based control. 
Chapter 5: The performance comparison studies of different proposed PWM strategies with 
change in modulation index and switching frequency is studied. Total voltage and current 
harmonic distortions are also considered. 
Chapter 6: Space vector PWM strategy developed in chapter-2 is applied to a IPMSM and 
performance of the system is observed with change in machine speed and torque. A modified 
strategy is proposed in field weakening region where system power factor goes leading. 
Chapter 7: Describe the conclusions and future work.  
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1.7. Summary of Chapter 1 
This chapter provides a detailed literature survey on the existing inverter topologies and 
requirement of using three-level inverter for electric vehicle applications. Different available 
DC-link voltage balancing algorithms are analysed and problem of applying those topologies 
to electric vehicles are also analysed. Research goals and objective, organization of the thesis 




















Chapter 2.  Three-Level Traction Inverter Drive 
In permanent magnet synchronous motors (PMSMs) no field winding exists in the rotor; 
hence, no slip ring is required as in a synchronous machine. It makes the machine rotor 
inertia low. Also, as high power density permanent magnets are used in the rotor, machine 
volume is also significantly low compared to an induction machine of same size (kW rating). 
Moreover, due to the absence of rotor winding or copper conductors in the rotor, machine 
efficiency is quite high. All these features make permanent magnet machine the best choice 
for electric vehicle (EV) applications. There exist primarily two types of PMSMs; surface and 
interior type, depending on the location of the permanent magnets. Fig. 2.1 shows the surface 
PMSM rotor geometry. As can be observed in surface PMSM (SPMSM), magnets are placed 
on top of rotor, so the d- and q- axis inductances are same. However, for interior PMSM 
(IPMSM), magnets are buried in the rotor, which leads to difference in the d- and q- axis 
inductances. In EV industry both the surface and interior PMSM are generally being used, 
depending on application specific requirement. Interior or inset PMSM has a wider speed 
range compared to the surface PMSM, due to its difference in Ld and Lq value, which leads to 
provide reluctance torque. In this chapter, we are going to develop machine model equations 
and control topology for surface PMSM (SPMSM). 
 




Figure 2.2 Phasor diagram of PMSM. 
2.1. Machine Modelling 
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Here, P is the total number of machine pole, p is the dv/dt, vd  and vq are the d- and q- axes 
components of the stator voltage, respectively, id and iq are the d- and q- axes components of 
stator current, respectively, rs is the stator resistance, ϕd and ϕq are the stator flux linkages in 
the d- and q-axes, respectively, Ld and Lq are the d- and q- axis inductances, λ is the rotor 
magnet flux linkage, due to the permanent magnet on the rotor side, Eph is the induced back 
EMF, due to rotor magnet flux linkage, kb is the back EMF constant, X is the winding 
reactance of the machine, P is the machine pole pair, Is is the reference current vector shown 
in the phasor diagram, ϕ is the power factor angle between vph and Is, and ωe is the reference 
field speed. The steady-state phasor diagram of the PMSM is shown in Fig. 2.2. As for 
surface PMSM (SPMSM) d- and q-axis inductances are same (Ld = Lq), (2.7) can be 
expressed like (2.8). 
   qe iT  2P3  (2.8) 
2.2. PMSM Control Strategy 
 
Figure 2.3 Vector control of PMSM. 
Fig. 2.3 shows the control circuit diagram of PMSM. To control the machine, 
conventional vector control strategy is used. To implement the control strategy, we need three 
current sensors, for 3-phase currents measurement and a position encoder. Both the signals 
are feed back to the control board. From the position information speed of the machine can be 
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estimated, as shown in (2.9). Where, θn and θ(n+1) are instantaneous position of rotor and t is 
the sample time. So based on these two variables and depending on the reference speed 
command ωref, d- and q- axis reference voltages are generated, as shown in (2.1) and (2.2). 
These reference voltage vectors are common for both two and three-level inverters. 
Depending on the reference voltage vectors and available DC-link voltages, PWM pulses are 
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For two-level inverter total number of gate pulse will be six and for three-level inverter it 
will be twelve.  
2.3. Space-Vector PWM (SV-PWM) for Three-Level Inverter 
As can be seen from the three-level NPC inverter in Fig. 2.4, the inverter has four 
switches for each leg. There exist two diodes in each leg, whose common points are 
connected to the common neutral point of the two DC-link capacitors. Hence, there exist a 
total 27 switching combinations, out of which three are null or zero vectors and 24 are active 
vectors, as shown in the vector diagram of Fig. 2.5. 
 
Figure 2.4 Three-level NPC inverter. 
 
 
Figure 2.5 Space vector diagram for three-level 
NPC inverter. 
 Out of the 24 active vectors, 12 are small, which gives Vdc/3, 6 are medium of 3Vdc , 
and 6 are large voltage vectors of 2Vdc/3 each. Table I shows the different switching 
combinations and output pole voltages. Table II shows the list of different null, small, 




Table I: DIFFERENT SWITCHING STATES 
Switching State 
Switch Status, Phase x (A/B/C) 
Pole Voltage 
(VxN) Sx1 Sx2 Sx3 Sx4 
P 1 1 0 0 Vdc/2 
O 0 1 1 0 0 
N 0 0 1 1 -Vdc/2 
 
Table II: DIFFERENT SWITCHING COMBINATIONS 
Switching vector combination Voltage level 
PPP,NNN,OOO 0 (Null) 
PPO,OON,POO,ONN,POP,ONO,OOP, NNO,OPP,NOO,OPO,NON Vdc/3 (Small) 
PON,OPN,NPO,NOP,ONP,PNO 3Vdc (Medium) 
PNN,PPN,NPN,NPP,NNP,PNP 2Vdc/3 (Large) 
Similar to the two-level SV-PWM, in a three-level inverter, the reference voltage vector 
is generated with a combination of the available switching states of that sector. 
 
Figure 2.6 First sextant of three-level space vector. 
From Fig. 2.6, it can be seen that, when the reference voltage vector is placed in subsector 
two, it can be represented by the available three voltage vectors; POO/ONN (V1), PON (V2), 
and PPO/OON (V3). Hence, Vref can be represented as: 
3c2b1asref
VTVTVTTV   (2.10) 
Here, cTTTT  bas  
 





VVV  . In a similar manner, when the reference 
voltage vector moves to the other sub-sectors, it can be represented by the other three voltage 
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vectors, which are available there. As shown in Fig. 2.6 the time duration for those voltage 
vectors based on the reference vector trajectory is shown in Table III. Due to the repetitive 
sequence of all other sectors from 0 to 360° duration, similar equations can be derived. 
Table III: SWITCHING VECTOR TIME FOR THREE-LEVEL INVERTER IN SECTOR ONE 
2.4. Conventional DC-Link Voltage Balancing Algorithm and Associated Problems 
As can be seen from Fig. 2.6 and Table II, in each sextant, there exists four types of 
vector combinations. They have different effects on the DC link capacitor voltage 
distribution.  
 
Figure 2.7 Effects of different voltage vectors on dc-link capacitor voltage. 
  Fig. 2.7 shows the effect of those vectors on the two capacitor voltages. Fig. 2.7(a), (b), 
(g) and (h) are the null, medium, and large voltage vectors, while (c), (d), (e), (f) are the small 
voltage vectors. Small and medium voltage vectors are mostly responsible for voltage 
unbalance, as they differently affect the DC link capacitors.  For assumed phase current 
directions the positive small voltage vectors, like POO/PPO, helps discharge the upper 
capacitor (c, e) and the negative voltage vectors, such as ONN/OON (d, f) helps to discharge 
the lower capacitor. In a conventional N3V techniques based on the current direction 
measured from the machine terminal, a decision has to made, as to which capacitor needs to 
Sub-sector Ta Tb Tc 
1 Ts(2msin(π/3-θ)) Ts(1-2msin(π/3+θ)) Ts(2msin(θ)) 
2 Ts(1-2msin(θ)) Ts(2msin(π/3+θ)-1) Ts(1-2msin(π/3-θ)) 
3 Ts(2-2msin(π/3+θ)) Ts(2msin(θ)) Ts(2msin(π/3-θ)-1) 
4 Ts (2msin(θ)-1) Ts(2msin(π/3-θ)) Ts(2-2msin(π/3+θ)) 
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be charged and which one needs to discharge. Eq. (2.11) shows the variation in capacitor 
voltage as a function of duty cycle, switching frequency, capacitance value and the output 
power level. 
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Δ VVV   
Where, E1 and E2 are the energy stored in the capacitor before and after the discharge. V1 
and V2 are the corresponding voltages. P is the total load power and δ is the switch on time 
duty. Fig. 2.8 shows the variation in capacitor voltage (ΔV) with switching frequency and 
capacitance value variation while load power was kept constant at 1.25 kW and duty at 0.42. 
 
Figure 2.8 Capacitor voltage variation. 
From (2.11) and fig. 2.8, it can be conclude that, with higher capacitance and switching 
frequency, capacitor voltage difference goes down. Moreover, it should be taking into 
consideration that, voltage variation also depends on the output power level and the duty 
ratio. So with increase in power this difference goes higher. Here, at 3.0 kHz switching 




To overcome the voltage unbalancing issue, there are many control strategies available as 
discussed in the introduction. In this chapter, the performances of the proposed scheme with 
the PI-based controller as well as hysteresis type controller are compared. 
2.4.1. PI Controller Algorithm 
As shown in Fig. 2.9, in a typical PI controller, the difference between the capacitor 
voltages are passed through a PI controller instead of the conditional block and output of the 
PI controller generates the redundant voltage vector sharing factor “k” [87]. The switching 
sequences for all sectors are shown in Table IV.  
For subsector I, in 1
st
 sector there are four redundant voltage vectors, out of which two 
discharge the upper capacitor C1 (POO, PPO) and two discharge the lower capacitor C2 
(ONN, OON). So, T1 and T3 can be distributed into two parts: T1P, T3P and T1N, T3N, as shown 
in (2.12). The PI controller will generate the value of k. At stable condition, value of k will be 
around 0.5, when both the capacitor voltages are equal. However, in practical scenarios, “k” 
cannot be constant, and it keeps on varying with motor speed and load torque variation. 
Because of this variation, the ON-time for the switches for each cycle keeps varying, which 
leads to unsymmetrical switching and increased total harmonic distortion in the generated 
voltage. This effect is more visible in low speed regions, which is proved experimentally later 
in this thesis. Also, due to the difference in availability of the switching vectors, the switching 
sequence is different for different sub-sectors, which also leads to variable switching 
frequency. 
T1 = kT1P + (1-k)T1N (2.12) 
T3 = kT3P + (1-k)T3N  
 
Table IV: VECTOR SEQUENCE FOR PI CONTROLLER BASED DC-LINK VOLTAGE BALANCING 







2.4.2. Hysteresis Controller Algorithm 
Two similar approaches are proposed in [97], [110] and the switching sequence of them 
are shown in Table V. It can be seen that all the subsectors have same number of sequences, 
compared to the earlier PI controller based scheme, which makes the duty ratio constant. 
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However, in sector three and four, both positive and negative sequence vectors are used, so 
that the average currents drown from the capacitors are balanced.  
Table V: HYSTERESIS CONTROLLER BASED DC-LINK VOLTAGE BALANCING 
Sector 
Sector 
Sub-sector Balancing Ability Switching Sequence 
1 
1 
ONN/POO>OON/PPO ONN-OON-OOO-POO-OOO-OON-ONN  
OON/PPO>ONN/POO OON-OOO-POO-PPO-POO-OOO-OON  
2 
ONN/POO>OON/PPO ONN-OON-PON-POO-PON-OON-ONN  
OON/PPO>ONN/POO OON-PON-POO-PPO-POO-PON-OON  
3  ONN-PNN-PON-POO-PON-PNN-ONN  
4  OON-PON-PPN-PPO-PPN-PON-OON  
Furthermore, the appropriate sequence is selected for subsector one and two, depending 
on the capacitor voltage difference. This type of technique may be preferable for low 
transient system operation. However, for EV traction applications, due to high dynamic 
performance, the capacitor voltage may change differently. Moreover, due to the change in 
switching sequence in between switching cycle will increase the inverter switching losses. 
2.4.3. Proposed DC-link Voltage Balancing Algorithm 
To overcome the problem with variable switching frequency for different sub-sectors in 
Table V and to increase the controllability of the DC-link capacitors for wide speed and 
torque range with reduced switching losses, an innovative switching sequence is proposed, as 
shown in Table VI. The total number of switching in each subsector is five, which is less than 
the other switching schemes. It helps to reduce the addition switching sequence 
corresponding losses. Also, since switching sequences are selected depending on the 
difference in the two capacitor voltages at each time period Ts, this scheme is more useful and 
robust for PMSM drive applications in transient as well as in steady state conditions. It can 
also be observed that, in each sequence, one of the switching combinations does not change 
(for instance, in sector one subsector one, 3
rd
 voltage vector O is constant), which reduces the 
switching losses further.      
However, according to this strategy once the duty cycle is specified, due to the change in 
the capacitor voltages, the switching sequence may change in between the total switching 
time period Ts, which may lead to asymmetrical switching. 
To overcome this problem, the change in switching state is allowed only at the starting of 
each switching cycle (Ts). It makes the generated PWM more symmetrical. As shown in Fig. 
2.9, the control logic block takes the difference in two capacitor voltages and the carrier 
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signal of the SV-PWM as inputs. When the capacitor voltage difference is positive (V1> V2) 
or negative (V2> V1), the output of the control logic block will give one or zero. This will 
choose the appropriate voltage vector from Table VI.  
 
Figure 2.9 Three-level inverter and control strategy model. 
Table VI: PROPOSED DC-LINK VOLTAGE BALANCING SEQUENCE 
Sector Sub-sector Balancing Ability Switching Sequence 
1 
1 Vdc1>Vdc2 OOO-POO-PPO-POO-OOO 
Vdc2>Vdc1 NNN-ONN-OON-ONN-NNN 
2 Vdc1>Vdc2 PON-POO-PPO-POO-PON 
Vdc2>Vdc1 ONN-OON-PON-OON-ONN 
3 Vdc1>Vdc2 POO-PON-PNN-PON-POO 
Vdc2>Vdc1 ONN-PNN-PON-PNN-ONN 
4 Vdc1>Vdc2 PPO-PPN-PON-PPN-PPO 
Vdc2>Vdc1 OON-PON-PPN-PON-OON 
2.5. Simulation Results 
All the simulation studies are carried out in Matlab/ Simulink
®
 Platform, the DC-link 
capacitor voltage was kept constant at 270.0 V and the capacitor values are 500.0 μF each. 
All the machine parameters are provided in the appendix A. Figs. 2.10, 2.11 and 2.12 shows 
the performance of PI controller based algorithm, the proposed control strategy, and the 
proposed control strategy with the reduction in harmonic distortion. In the simulation setup 
machine speed, phase voltage, DC-link capacitor voltage difference, and the stator currents 
are compared. Speed is increased from 150.0 rpm to 800.0 rpm, and the variations in other 
waveforms are observed. From the phase voltage waveform, it can be observed that, number 
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of steps or level has increased for all the three strategies with change in speed, which makes 
the phase voltage more sinusoidal. From the difference of the capacitor voltages, it can be 
observed that the PI controller based algorithm is good for a system with low transients. The 
PI controller has a specific settling time in terms of dynamic machine performance, which 
may be lead to switch damage due to overvoltage. 
 
Figure 2.10 Simulation results for PI controller based algorithm, with change in speed from 150.0 rpm to 
800.0 rpm; (a) Motor speed; (b) Phase voltage; (c) Difference in two capacitor voltages; (d) Stator current. 
From the comparison study of the DC-link capacitor voltage variation, it can be observed 
that the variation is (NPP) 1.0 V for PI controller based strategy, 0.3 V for the proposed 
control strategy and 1.4 V for the proposed control strategy with low order harmonic 
reduction based strategy. Moreover, an initial difference in capacitor voltages for PI 
controller based algorithm below 0.7 seconds can also be observed, which is not present for 
the other two control algorithms. This initial offset is present, due to the settling time of the 






Figure 2.11 Simulation results for proposed DC-link voltage balancing algorithm, with change in speed from 
150.0 rpm to 800.0 rpm; (a) Motor speed; (b) Phase voltage; (c) Difference in two capacitor voltages; (d) Stator 
current. 
 
Figure 2.12 Simulation results for proposed DC-link voltage balancing algorithm, with reduced low 
harmonic distortion while change in speed from 150.0 rpm to 800.0 rpm; (a) Motor speed; (b) Phase voltage;                 




Figure 2.13 Simulation results for PI controller based algorithm, with change in load torque from 6.0 N-m to 
24.0 N-m; (a) Motor speed; (b) Phase voltage; (c) Difference in two capacitor voltages; (d) Stator current. 
 
Figure 2.14 Simulation results for proposed DC-link voltage balancing algorithm, with change in load torque 





Figure 2.15 Simulation results for proposed DC-link voltage balancing algorithm with reduced low harmonic 
distortion, with change in load torque from 6.0 N-m to 24.0 N-m; (a) Motor speed; (b) Phase voltage; (c) 
Difference in two capacitor voltages; (d) Stator current. 
In Figs. 2.13, 2.14, and 2.15, the load torque is changed from 6.0 N.m. to 24.0 N.m., 
while speed was kept constant at 500.0 rpm; and changes in capacitor voltages are observed. 
As is clear from the results, the capacitor voltages are balanced and the differences for the 
three control strategies are as follows: for the PI controller based topology, it is 4.0 V, for the 
proposed control strategy, it is 0.4 V, and for the proposed control strategy with low order 
harmonic reduction, it is 4.0 V. It can be observed that capacitor voltage difference of the 
proposed control strategy is 10% of the PI control based topology. Though, low order 
harmonic reduction based technique has almost the similar voltage difference as of PI based 
strategy, proposed strategy has lower low order harmonics and batter controllability of the 
DC-link capacitor voltages, compared to the PI based topology. The difference in the 
capacitor voltages between the two new control strategies exists, due to the fact that the 
second strategy uses less number of switching modes, compared to the other one. The phase 
voltage waveforms and steady-state armature currents are almost similar, with good 




Figure 2.16 Phase voltage at a mdulation index (M.I.) of 0.33 with carrier signal. 
Fig. 2.16 shows the phase voltage waveform with the proposed control strategy at a 
modulation index of 0.33. Two switching cycles of the phase voltage are shown, with the 
carrier waveform proving that the proposed control strategy works with symmetrical 
switching frequency. It can be observed that phase voltage is symmetrical on both sides of the 
middle of carrier signal. 
 
Figure 2.17 Total harmonic distortion (%THD) comparison of phase voltages. 
Fig. 2.17 shows the comparison of the phase voltage %THD of the three control strategies 
for different modulation indices. The new control strategies depict almost the same THD as 
the PI based controller for low modulation indices and have better performance for high 
modulation indices. 
2.6. Experimental Setup and Test Results 
Detailed experimental studies are carried out to show the performance of the proposed 
system. The control strategies are implemented using dspace
®
 based real time implementation 
tool, the DC-link capacitor voltage was kept constant at 270.0 V and the capacitor values are 
500.0 μF each. Simulation step time was kept at 25µsec. The switching frequency of the 
carrier was kept constant at 3.0 kHz. During the experimental procedure, the DC-link voltage 
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was kept constant at 270.0 V. Fig. 2.18 shows the experimental setup for a three-level 
inverter, which feeds a surface PMSM. A DC dynamometer was used to load the machine.  
 
Figure 2.18 Experimental setup for the three-level inverter. 
Figs. 2.19 to 2.21 show the experimental test results for speed change from 150.0 rpm to 
800.0 rpm using PI and the two new proposed control strategies. From the experimental 
results of the PI controller based algorithm, it can be observed that the DC-link voltage 
variation is almost 30.0 V at low speed and at high speed it is about 8.0 V. Hence, as a result, 
a large voltage deviation occurs, which may increase the dv/dt value, and damage the 
switches. 
 
Figure 2.19 Experimental results for PI controller based algorithm, with change in speed from 150.0 rpm to 




Figure 2.20 Experimental results for proposed DC-link voltage balancing algorithm, with change in speed from 
150.0 rpm to 800.0 rpm; (a) Motor speed; (b) Phase voltage; (c) Difference in two capacitor voltages; (d) Stator 
current. 
 
Figure 2.21 Experimental results for new DC-link voltage balancing algorithm, with reduced low harmonic 
distortion, with change in speed from 150.0 rpm to 800.0 rpm; (a) Motor speed; (b) Phase voltage; (c) 
Difference in two capacitor voltages; (d) Stator current. 
On the other hand, the voltage deviation between the two capacitor voltages for the 
proposed balancing strategies is about 5.0 V. This is much lower than the PI based control 
strategy, which saves the switches from high voltage breakdown. The proposed control 
strategy with reduced low order harmonic has a much lower DC-link voltage difference 
compared to the second control strategy. 
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Also the capacitor voltage differences are at a steady DC-level. Phase voltage wave 
shapes are almost similar, with increased in number of voltage levels, with change in speed. 
With the PI based controller, the stator current has more spikes and transients, compared to 
the other controller, which is due to the poor controllability of the capacitor voltages.  
 
Figure 2.22   Experimental results for the PI control algorithm, with 6.0 N-m load torque (a) Motor speed; (b) 
Phase voltage; (c) Difference in two capacitor voltages; (d) Stator current 
 
Figure 2.23 Experimental results for proposed DC-link voltage balancing algorithm, with change in load 
torque from 6.0 N-m to 24.0 N-m; (a) Motor speed; (b) Phase voltage; (c) Difference in two capacitor voltages; 
(d) Stator current. 
Figs. 2.22 to 2.24 show the performance of the system during change in load torque from 
6.0 N.m. to 24.0 N.m. Speed of the motor was kept fixed at 500.0 rpm. It can be observed 
that the capacitor voltage variation is now 30.0 V even at no load, and due to this large 
voltage variation, load change was not possible to be performed for the PI control strategy. 
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This increase in voltage difference occurs, because of the voltage fluctuation in the low speed 
region. 
 
Figure 2.24 Experimental results for new DC-link voltage balancing algorithm, with reduced low harmonic 
distortion, with change in load torque from 6.0 N-m to 24.0 N-m; (a) Motor speed; (b) Phase voltage; (c) 
Difference in two capacitor voltages; (d) Stator current. 
 
Figure 2.25 Total harmonic distortion (%THD) comparison of phase voltages. 
Due to the large voltage fluctuation in positive and negative direction in PI controller at 
low speeds, compared to the proposed controller, a large amount of clockwise and counter 
clockwise forces are inflicted on the machine shaft. This loosens the coupling, which in turn, 
creates large voltage deviations even in the high-speed range. The capacitor voltage deviation 
for the two new proposed control strategies are around 4.0 V, which is about 1.48% of the 
total DC link voltage. For the similar stator current, the PI controller has high phase current 
transients, compared to the other strategies, even at lower torque values, because of the 
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reason stated above. All the other control strategies have better phase current shapes; 
moreover, the capacitor voltage difference is also steady. 
Fig. 2.25 shows the total harmonic distortion (%THD) comparison for the three schemes. 
It can be observed that the PI based topology has much more distortion compared to the 
proposed strategies, as predicted. This is due to the variation of sharing factor “k”, in 
transient condition and change in duty in between switching cycles. The new proposed 
control strategy with lower low order harmonic distortion strategy has reduced voltage 
distortion compared to the basic one. 
2.7. Effects of Lagging Power Factor on DC-link Capacitor Voltages 
Fig. 2.26 shows the states of the two capacitors while phase current changes its direction. 
For positive phase current direction (a, e), vectors associated with upper capacitor in sector-I 
(POO/PPO) is going to discharge and for reverse current direction it will be going to charge 
(b, f). Same is true for the redundant voltage vectors associated with the lower capacitor (c, d, 
g, h). Hence, if the system power factor gets below a certain level, the DC-link capacitor is 
going to charge, when they requires to discharge and may get discharge, when they needs to 
charge to keep the two capacitor voltages balanced. In earlier proposed work, system power 
factor was assumed to be high enough, so that this situation does not occur. However, a 
system with lower power factor like as in the case for induction machine or synchronous 
reluctance machine, it might be essential to take current direction into consideration. 
Fig. 2.27 shows the change in phase current direction with change in power factor angle 
(0° to 90°) for sector I, II and III. Fig. 2.27 (a), (b) shows the current directions associated 
with the redundant voltage vectors POO and PPO for sector I. Phase A current Ia associated 
with POO is positive for the entire range of power factor. However, Ic associated with PPO 
has gone positive after certain power factor, which will affect the DC-link capacitor voltage 
deviation, if proper switching states are not taken into consideration. Sector II and III has the 
same trend, where the first set of redundant voltage vectors showed in c, e (PPO, OPO) do 
not change their direction with power factor angle, and only the second set of vectors d, f 
(OPO, OPP) changes its direction. Hence, the switching sequences associated with 1, 2 and 4 
sub-sectors only needs to be changed instead of the entire subsectors as generally proposed 
by researchers. Moreover, there is a maximum power factor angle, below which power factor 
correction need not to be considered. Hence, for applications where power factor angle is 





Figure 2.26 Different vector combination and their effects on DC-link capacitor voltage based on current 
direction. 
Equation (2.13) shows the analytical derivation of the critical value the power factor 
angle (φcr). In sector I, as shown in Fig. 2.27 (b) phase C current Ic changes its direction and 
goes positive after certain power factor angle. Let’s consider it as φcr  when  Ic  is zero.  
)sin34sin Π(n)Π(θI crm    
(2.13) 
Here, 2 , as θ is in sector-I  and  0mI   
6/ cr   
Hence, it can be concluded that if, the system power factor is below 30° it will not affect 
the capacitor voltage balancing capability of the 3-level inverter. Henceforth, as permanent 
magnet machines operate at high power factor, it will not affect the capacitor voltage ability 
of DC-link. A modified control strategy is presented in the following section and detailed 




Figure 2.27 Change in current direction with power factor angle. 
 
Figure 2.28 Three-level inverter and control strategy model. 
2.8. Modified DC-link voltage balancing algorithm 
Fig. 2.28 shows the control circuit diagram of the proposed balancing scheme with stator 
three phase currents taken into consideration. The difference between the two capacitor 
voltages is passed through a control logic block, which gives the command signal for the SV-
PWM. The command signal changes its state only at the start of each switching cycle to 





The difference between the previously proposed strategy and the modified strategy is the 
presence of the current sensing block which is used in the SV-PWM controller. The vector 
sequence for the earlier scheme is shown in Table VI for sector I, and the modified strategy 
corresponding switching sequences for sector I is shown in Table VII. 






















3 Vdc1>Vdc2 Ia >0 POO-PON-PNN-PON-POO 
Vdc2>Vdc1 Ia >0 ONN-PNN-PON-PNN-ONN 
4 
Vdc1>Vdc2 
Ic <0 PPO-PPN-PON-PPN-PPO 
Ic >0 OON-PON-PPN-PON-OON 
Vdc2>Vdc1 
Ic <0 OON-PON-PPN-PON-OON 
Ic >0 PPO-PPN-PON-PPN-PPO 
2.9. Simulation Results 
All the simulation parameters are kept as its previously set values. Fig. 2.29 shows the 
simulation results for change in speed from 150.0 rpm to 800.0 rpm, while load torque was 
kept constant at 6.0 N.m. Fig. 2.30 shows the performance of the system with change in load 
torque from 6.0 N.m. to 24.0 N.m. During the change in load torque, speed was kept constant 
at 500.0 rpm. From the simulation results it can be observed that, with the proposed control 
strategy the DC-link capacitor voltage was kept well below 2.5 % of the total DC-link 
capacitor voltage. Moreover, modified control strategy shows almost the similar results as the 
earlier proposed strategy. This is because of the high power factor operation of the surface 
PMSM, which is below 30° and hence, lagging power factor does not affect the DC-link 
voltage balancing capability to a large extent. 
Fig. 2.31 shows the total harmonic distortion comparison for the both proposed control 
strategies. Although, both of them follows the same trend, the modified control strategy 




Figure 2.29 Performance results for the three-level inverter with the modified control strategy during change in 
speed from 150.0  rpm to 800.0  rpm; (a) Change in machine speed; (b) Phase voltage; (c) Difference between 
the two DC-link capacitor voltages; (d) Stator current. 
 
Figure 2.30 Performance results for the three-level inverter with the modified control strategy during change in 
load torque from 6.0 N.m. to 24.0 N.m. at 500.0 rpm; (a) Change in machine speed; (b) Phase voltage; (c) 




Figure 2.31 Total harmonic distortion comparison for both control strategies. 
2.10. Experimental Verification 
Hardware testing is done with the same 6.0 kW surface PMSM as mentioned before. Fig. 
2.32 shows the result with change in machine speed from 150.0 rpm to 800.0 rpm, at 6.0 
N.m. of load torque and Fig. 2.33 shows the result with the change load torque from 6.0 N.m. 
to 24.0 N.m., while machine speed kept constant at 500.0 rpm. From both the control strategy 
results, it can be concluded that the controller is able to keep the DC-link capacitor voltages 
at the desired tolerance level. Results are quite similar with the earlier proposed SV-PWM 
strategy, as also verified by the simulation studies. 
 
Figure 2.32 Experimental results for the three-level inverter with the modified control strategy during change 
in speed from 150.0 rpm to 800.0 rpm; (a) Change in machine speed; (b) Phase voltage; (c) Difference between 




Figure 2.33 Experimental results for the three-level inverter with the modified control strategy during change in 
the load torque from 6.0 N.m. to 24.0 N.m. at 500.0 rpm; (a) Change in machine speed; (b) Phase voltage; (c) 
Difference between the two DC-link capacitor; (d) Stator current. 
 
Figure 2.34 Experimental results for total voltage harmonic distortion comparison for both control strategies. 
 
Figure 2.35 Experimental results for total current harmonic distortion comparison for both control strategies; (a, 
b) Corresponds to the initially proposed SV-PWM strategy, (c, d) for the modified SV-PWM strategy. 
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Figs. 2.34, 2.35 show the total voltage and current harmonic distortion comparison for 
both the control strategies. Both of them follows the similar strand as already been seen from 
the simulation studies. During the current harmonic distortion calculation, the system was run 
at 18.33 Hz and 0.44 modulation index. 
2.11. Performance Comparison between Simulation and Experimental Results 
2.11.1. PI based control algorithm 
There is a significant difference observed between the simulation and experimental 
results for the PI-based control algorithm. Due to the mechanical bend in the motor shaft, 
DC-link voltage fluctuations as well as the PI controller settling-time, a cumulative action 
occurs. Hence, the DC-link capacitor voltage variation is larger in experiments, compared to 
the simulation studies. This phenomenon also reflects in the motor armature current. 
2.11.2. Novel, reduced harmonic DC-link voltage balancing strategy 
In this case, the simulation and experimental results follow almost the similar pattern. 
However, hardware experimental results have much more transients than the simulation 
results. This is because, in case of the experiments, there exists a time delay between two 
complementary switches, to prevent shoot through faults; this introduces additional 
harmonics. This occurrence can also be observed from the %THD comparison between the 
simulation and experimental results. Moreover, the DC-link capacitor voltage variation 
observed in the experimental results is slightly higher than those observed in the simulation 
results. Since it is challenging to get the actual value of motor inertia and other mechanical 
parameters, an additional load factor is superimposed on the practical setup, which in turn, 
affects the DC-link capacitor voltage deviation. Same argument hols for the modified SV-
PWM control strategy for lagging power factor operation as well. 
2.12. Summary of Chapter 2 
This chapter introduced different permanent magnet synchronous machines (PMSM) 
available and their application for electric vehicle (EV). Mathematical modelling of PMSM is 
also carried out. It is then followed by space-vector PWM (SV-PWM) technique of three-
level inverter and their duty cycle calculation. Available DC-link voltage balancing topology 
is described and a new reduced switching loss based DC-link voltage balancing topology is 
proposed. The proposed strategy is than further extended to reduce the effect of lagging 
power factor. Detail simulation and experimental studies have been carried out to verify the 
performance of the proposed system. Results show satisfactory transient and steady state 
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Chapter 3.  Performance Comparison Study of Two and Three-Level Inverter Drives 
for the Surface PMSM 
To perform a comparison study between two- and three-level inverter based PMSM drive, 
a two-level inverter is implemented. Both the simulation and experimental studies are carried 
out to compare the total harmonic distortion (THD), capacitor current ripple with a 6 kW 
SPMSM and 300.0 V DC-link voltage. To compare the switch losses (Conduction and 
switching), total inverter losses, torque ripple and capacitor voltage differences a 54.0 kW 
SPMSM, generally being used for electric vehicle (EV) applications is considered with 600.0 
V of DC-link voltage. 
3.1. Space Vector Pulse Width Modulation (SV-PWM) for Two-level Inverter 
Fig. 3.1 shows the two-level inverter based PMSM traction drives connected with a car 
wheel. Iinvrms, Iinvavg, Icaprms are the RMS value of total inverter current supplied to the load, 
average current supplied by battery and the RMS ripple current supplied by the DC-link 
capacitor. Total RMS capacitor current and average value of currents supplied by the battery 
can be represented by equations (3.1) and (3.2).  
 
Figure 3.1 Two-level inverter. 
 
Figure 3.2 Space-vector diagram for two-level 
inverter. 
Fig. 3.2 shows the space-vector diagram for two-level inverter. As shown in the diagram, 
reference voltage vector Vref in sector one can be constructed by using the three available 
voltages on that sector. Equation (3.1) shows the representation of the reference voltage 
vector as a summation of other three voltage vectors. 
z0b2a1Sref
TVTVTVTV   (3.1) 
Where, zTTTT  bas  
V1, V2 are the two nearest voltage vectors and V0 is the zero voltage vector. 
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TTTT   
Where, dcref3m VV and Ts is the total switching time duration. 
3.2. Analytical Calculation of Capacitor current 
3.2.1. Two-Level Inverter Capacitor Current 
According to the analytical calculations shown for capacitor current in [146], an 
analytical expression for the capacitor current is derived from the inverter positive bus 
current. Average value to the inverter current, which is mainly supplied by battery, can be 














=    
minvavg
II   
Where, Ipoo = Imcos(θ-φ), Ippo = -Imcos(θ -φ-4Π/3), are the phase currents associated with the 
active voltage vectors POO and  PPO, Im is the peak value of per phase load current, θ=ωt, 
and φ is the power factor angle. In a similar manner, the total RMS inverter current (Iinv,rms) 


























Now, as the total inverter current is composed of the average load current, supplied by 
battery, and RMS value of ripple current, which is supplied by capacitor, the RMS capacitor 






























As is clear from (3.5), RMS value of capacitor current is a function of modulation index, 
m, and the power factor angle, φ. Fig. 3.3 shows the variation in RMS ripple current, due to 
the change in m and φ, while keeping the peak load current (Im) at unity. It can be observed 
that capacitor current reaches its peak value, when m reaches approximately 0.5. 
3.2.2. Three-level Inverter Capacitor Current 
Fig. 3.4 shows the vector diagram of sector I, with four sub-sectors. When m is in 
between 0 and ~ 0.54, the reference vector lays in sub-sector one; and above that value, it will 
use sub-sector 2, 3, or 4. As seen in subsector I, there exist four small voltage vectors, which 
are redundant. Either the positive one can be used, which utilizes the upper capacitor, or the 
negative one could be used, which uses the lower capacitor. In a switching cycle, in order to 
keep the voltage in the two capacitors balanced both the voltage vectors are used equally, 
which is valid for other subsectors as well. To calculate the capacitor current, sector I is 
divided into two regions. Region I includes sub-sector 1 and region II includes sub-sectors 2, 
3, and 4. For this analysis, the 1
st
 capacitor current is considered. As in the balanced 
condition, both the capacitor voltages should be equal; the two capacitor currents will be 




Figure 3.4 Sector-I, with four subsectors for three-level inverter. 
Region I 
As shown in Fig. 3.4 sub-sector 1, in order to keep the two capacitor voltages balanced, 
POO/OON and PPO/OON vectors have to be used equally. As ONN and OON vectors are 
using only the lower capacitor, to calculate the upper capacitor RMS current, only the POO 
and PPO vectors are considered. The average and RMS inverter current calculation is shown 
in (3.6) and (3.7), with the same procedure followed, as that for the two-level inverter. The 
time period for which redundant voltage vectors (POO/ PPO) will be applied can be 
calculated by their corresponding time period shown in Table III, chapter I and multiply them 
with 0.5, to equally distribute the time period between the upper and lower capacitors. For 
null, medium and large voltage vectors, full time period will be considered, because only one 
voltage vector is available. 





































 mII  











When the reference vector is in region-II, the trajectory will cross the three sub-sectors 2, 
3, and 4. Let’s assume the reference voltage vector will cross the subsectors at θ1 and θ2; 
hence, the calculation for total average and RMS current of the inverter positive DC-bus can 
be shown in (3.9) and (3.10). The total RMS ripple current supplied by capacitor is shown in 
(3.11). Fig. 3.5 shows the variation in capacitor currents during change in modulation index 
(m). It can be observed that the peak capacitor current is same as two-level capacitor current 
value. Hence, during the design of capacitor current rating for the three-level inverter, the 
RMS current rating will be considered the same as that of the two-level inverter. However, 
















































































































































































































































Figure 3.5 RMS capacitor current in three-level inverter, for (a) m = 0 to 0.6 and (b) 0.6 to 1.0. 
When m lays between regions I and II, it uses vectors from both sub-sector 1 and 2. For 
the sake of simplicity of calculation, the third region is not considered for RMS capacitor 
current calculation. This is clearly depicted in regions I and II. For this reason, a discontinuity 
is observed at around m = 0.6. Moreover, film capacitors are used for DC-link capacitors, 
which have very low ESR. So, effects of ESR are also not considered for this study. 
3.3. SIMULATION RESULTS 
Figs. 3.6 and 3.7 shows the total harmonic distortion (%THD) for phase voltages applied 
to machine and the variation in capacitor RMS current for change in modulation index. It can 
be observed that in case of three-level inverter the harmonic distortion is almost 50% lesser 
than the two level inverter for same modulation index. This significant reduction in harmonic 
distortion will be going to reduce the passive component sizes, like the load side filter 
inductor, EMI filter which are used in source side and also the machine losses. Capacitor 
current is also shown for both two- and three-level inverters. It can be observed that the 
capacitor current peak occurs at near 0.5 modulation index, which are correlated with the 
analytical expression. It can also be observed that the neutral current shown for three-level 
inverter is almost double to the capacitor current. The reason behind is that, when the 
modulation index is lower than 0.5, the control strategy try to use the two capacitor equally, 
so either for upper or lower capacitor current is going to come back through the neutral point 
or it is going to source from neutral point. Again when the modulation index is higher than 
0.5 the medium vector is going to use the neutral point. So the total current occurs in the 









Figure 3.7 (a) Phase voltage total harmonic distortion (%THD) and (b) RMS capacitor current for three-level 
inverter. 
 
M.I = 0.19 
 
 
M.I = 0.814 
 
 
Figure 3.8 Inverter phase voltages at low and high modulation indexes for (a) Two- and (b) three-level. 
    Fig. 3.8 shows the phase voltages for both the inverters with low (M.I = 0.19) and 
higher (M.I = 0.814) modulation indices. From the wave form we can observe that, at low 
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modulation index to produce the same reference voltage three-level inverter uses the low 
voltage step compared to the two level inverter and for high modulation index three-level use 
more number of steps, which makes it closer to sinusoid. 
 
Figure 3.9 Simulation results for two-level inverter with change in speed from 150.0 rpm to 800.0 rpm at 4.0 
N.m. load torque; (a) Motor speed; (b) Phase voltage; (c) Stator Current. 
Fig. 3.9 shows the performance of the two-level inverter with change in speed form 150.0 
rpm to 800.0 rpm at 4.0 N.m. load torque. It can be observed that with increase in modulation 
index for three-level inverter, phase voltage steps increases, which brings the phase voltage 
more toward sinusoidal wave shape compared to the two-level inverter. Also due to the 
increased number of voltage steps, dv/dt stress across the load terminals also gets reduced.  
Fig. 3.10 shows the performance of the 2-level inverter due to change in load torque from 
4.0 to 24.0 N.m., while speed was kept constant at 500.0 rpm. From the waveform it can be 
observed that although wave shapes are similar because of low modulation index, three-level 





Figure 3.10 Simulation results for two-level inverter with change in load torque from 4.0 to 24.0 N.m at 500.0 
rpm machine speed; (a) Motor speed; (b) Phase voltage; (c) Stator Current. 
Fig. 3.11 shows the variation in the total inverter loss for two-level and three-level 
inverter with proposed DC-bus voltage balancing scheme for a 54.0 kW SPMSM. During the 
simulation study machine speed was kept constant at 5000.0 rpm and load torque was at 70.0 
N.m. IGBT and diode conduction and switch losses are calculated using PLECS based 
simulation tool. All the control logics are developed in MATLAB/ Simulink platform. For 
comparison of both the inverters switch losses, device characteristics are taken from Infineon 
FF300R12ME4, 1200.0 V switches for two-level inverter and F3L300RO7PE4, 650.0 V 
switches for three-level inverter. DC-bus voltage was kept at 600.0 V. The DC-link 
capacitance values were at 500.0 μF for each capacitor. It can be observed that, with the 
proposed low switching loss based strategy, total inverter loss has reduced down to 60% of 
the two-level scheme and around 54% lower than the higher switching loss based space 
vector modulation technique. 
Fig. 3.12 shows the average torque ripple comparison for both two- and three-level 
topology. Two-level system has the higher torque ripple and the proposed low switching loss 
based topology has the lowest torque ripple below 20.0 kHz. After that they are almost 
similar. Fig. 3.13 shows the average neutral point potential variation (NPP), as shown in 
(3.12) with change in modulation index. It can be observed that, high switching loss based 
topology has almost half voltage deviation compared to the low switching loss based 
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topology. It is because of the change in duty takes place in between the switching cycles 
depending on capacitor voltage difference.  
DCcaplowercapuppercapdiff
V VVV   (3.12) 
      
Figure 3.11 Total loss comparison between two- and three-level inverter with different switching frequencies. 
 
Figure 3.12 Load torque ripple comparison between two- and three-level inverter with different switching 
frequencies.  
Fig. 3.14 shows the loss distribution in IGBTs and diode modules while modulation index 
is kept constant at 0.713. It can be observed that for two-level inverter the loss distribution is 
symmetrical for upper and lower half of inverter leg. However, for three-level inverter 
distribution is not exactly equal. This is because of the frequent change in switching sequence 
to keep the two DC-link capacitor voltages equal and longer conduction time of the inner 
IGBT switches compared to the outer ones. It will be discussed in more details in chapter V. 
Also the antiparallel diode losses are almost negligible at higher modulation index. This is 
because of the larger power sharing by the NPC diodes, which passes the load current when 
the main power switches turned off (Like TA1, TA4). Moreover, it can also be observed that in 
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case of three-level inverter conduction losses are dominant and for two-level, switching 
losses are dominant. 
 
Figure 3.13 Variation in two capacitor voltages with change in switching frequency for 3- level inverter. 
 
Figure 3.14 Conduction and switching losses of (a) Two-level and (b) Three-level inverter at modulation index 
of 0.713. 
    
Figure 3.15 Current harmonic distortion comparison between (a, b) two- and (c, d) three-level inverter. 
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Fig. 3.15 shows the current harmonic comparison of both the two- and three-level 
inverter. As was expected the three-level inverter corresponding current harmonics are lower. 
3.4. Experimental Results 
Figs. 3.16, 3.17 show the experimental results for the total harmonic distortion and 
capacitor current for both the inverters. It can be observed that total harmonic distortion for 
three-level is less than 50% as compared to the two-level inverter. The capacitor current has 
also its peak near to 0.5 modulation index as shown in the simulation and analytical studies. 
From eq. (3.11), it can observe that the capacitor current wave shape depends on the 
modulation index, peak load current and power factor. So if the load current is kept constant 
then capacitor current peak is going to occur at 0.5 modulation index. However in case of 
machine, no load losses like friction and windage losses keep on increasing with speed. So 
the current supplied by inverter in going to increase with higher modulation index, which in 
turn shift the peak of the capacitor current more than 0.5. This phenomenon we can observe 
from the wave shapes collected from the experimental data.  
 
Figure 3.16 Phase voltage total harmonic distortion (%THD) and RMS capacitor current for two-level 
inverter. 
 







M.I = 0.19 
 
 
M.I = 0.814 
 
 
Figure 3.18 (a) Two- and (b) three-level inverter phase voltage with low and high modulation index. 
 Fig. 3.18 shows the experimental wave shapes for the both inverter output voltages for 
low and high modulation indexes. Wave shapes are correlated with the simulation results 
shown in Fig. 3.8. At higher modulation indices the three-level inverter has more numbers of 
steps compared to the two-level inverter, which helps to reduce the total harmonic distortion 
and voltage transients across the switching devises.  
 
Figure 3.19 Experimental results for two-level inverter with change in speed from 150.0 rpm  to 800.0 rpm at 





Figure 3.20 Experimental results for two-level inverter with change in load torque from 6.0 N.m. to 24.0 N.m., 
with 500.0 rpm machine speed; (a) Motor speed; (b) Phase voltage; (c) Stator Current. 
Fig. 3.19 shows the performance of the machine with change is speed from 150.0 rpm to 
800.0 rpm with 6.0 N.m. load torque. It can be observe that machine speed has followed the 
reference command. While in case of three-level inverter, we can observe a change in number 
of voltage steps, in case of two-level inverter, it is not there. 
Fig. 3.20 shows the performance of the machine with change in load torque from 6.0 
N.m. to 24.0 N.m. Experimental results show good transient and steady state performance of 
the system for both the inverters. 
 




Fig. 3.21 shows the current harmonic distortion comparison for both two- and three-level 
inverter. Results show two-level inverter has comparatively higher harmonic distortion than 
three-level, as already shown in simulation studies. Moreover, FFT analysis shows a higher 
amount of lower order harmonic distortion with the two-level inverter. 
3.5. Performance Comparison between Simulation and Experimental Results 
The simulation and experimental results for a 2-level inverter are found to be nearly 
similar. However, change of speed and torque in experimental results are not as smooth as 
observed in the simulations. The reason is obvious – during the experimental tests, speed and 
load changes are performed manually, which adds an additional delay in the results. 
3.6. Summary of Chapter 3 
This chapter presents a detailed comparison study of two- and three-level inverter with 
PMSM drive. Analytical calculations of both two- and three-level inverter RMS capacitor 
currents are also derived. Simulation and experimental results show significant improvement 
in the total voltage harmonic distortion, which intern helps to reduce EMI and output filer 
size of inverter for three-level inverter. It also helps to reduce voltage stress across power 
switches. Furthermore, a considerable amount of reduction in the total inverter losses at high 













Chapter 4.  Carrier Based PWM Techniques for Three-Level Traction Inverter Drive 
with Surface PMSM 
Compared to the SVPWM based strategies carrier based PWM (CB-PWM) strategy is the 
simplest one to implement. It directly generates the duty cycles for the switches from the 
reference voltage vector, instead of the sector identification and reduces the extensive 
numeric calculations of the switching periods, as in the case for SV-PWM based strategies. 
Moreover, this reduces the total computation time of the controller, which in turn allows the 
system switching frequency to increase. 
The different available carrier based strategies can be summarized as follows. 
4.1. Carrier Based PWM (CB-PWM) Technique 
4.1.1. Sinusoidal PWM with 3rd Harmonic Injection 
In this scheme, a common 3
rd
 harmonic voltage is added to the three reference phase 
voltages generated from the control loop [70], as shown in Fig. 4.1 (a). The addition of a 3
rd
 
harmonic voltage helps the modulation index to increase to 1.15, compared to the typical 
SPWM based scheme. Hence, there exists an additional 15% increase in modulation index. 
zaa_ref





Where, 2/)),,( min),,( (max cbacbaz υυυυυυυ   
Equation (4.1) shows the three reference voltage vectors (vabc_ref) generated from the three 
phase voltages (vabc) and the zero-sequence voltage (vz). Zero-sequence voltage is generated 
from the minimum and maximum value of the phase voltages. 
Figure 4.1 Modulation and carrier signal for (a) Min-max control; (b) Double signal PWM (DSPWM); (c) DS-
PWM with single-carrier. 
4.1.2. Double Signal PWM (DS-PWM) 
DS-PWM is also referred to as “fast-processing” modulation [82]. This scheme adopts 
two-modulation signals; one positive and one negative, as shown in Fig. 4.1 (b). Eq. (4.2) 
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In order to calculate vip and vin signals, a condition on the neutral point current (inp), has to 
be imposed. Instantaneous neutral point current can in fact be expressed as follows: 
(t)i(t)s(t)i(t)s(t)i(t)s(t)i
ccobboaaonp
  (4.3) 
In order to preserve the DC bus voltage balanced, the locally averaged neutral point 
current within a modulation period must be zero. Thus: 
ccobboaaonp
ididid(t)i   (4.4) 
Here, dio=Sio is the duty cycle of the zero voltage conditions for each NPC phase. Sa,b,co are 
the three phase pole voltages. 
DS-PWM is equivalent to the previously presented third harmonic injection PWM as far 
as the maximum voltage range for linear operation mode is considered. It also helps to 
eliminate low-frequency harmonic oscillations from the neutral point, which helps to reduce 
the DC-link capacitor size. However, it increases the number of commutation cycles of the 
inverter, compared to the typical SPWM scheme. Around 33% more commutation occurs in 
case of DS-PWM, compared to the third harmonic injected PWM. This increased 
commutation increases the inverter switching losses significantly. 
4.1.3. Single-Carrier Based DS-PWM Control Strategy 
To overcome the computational problem with the two carriers [147] based strategy, a 
novel, modified control strategy is proposed here. The proposed scheme is practically an 
extension of the DS-PWM scheme. As is clear from (4.5), the negative modulating signal of 



















Here, vi_p,n are the duty cycles for the upper two IGBT switches.  
However, this scheme has a common modulation signal between the positive and 
negative part, as shown in Fig. 4.1 (c). This introduces additional switching losses.  
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4.2. PROPOSED SINGLE-CARRIER BASED THPWM WITH DC-LINK VOLTAGE 
BALANCING 
The proposed control circuit for 3
rd
 harmonic PWM based DC-link capacitor voltage 
balancing for a 3-level inverter driven PMSM is shown in Fig. 4.2. The 3-phase currents and 
machine speed are taken into the vector controller block, which generates the three 
modulating signal (vabc_ref). The difference between the two capacitor voltages (vdc1, vdc2) is 

















  ,                                           When, 0  _ refa   
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 ,                                      When,  0  _ refa  
       = 1,                                             When,  0 _ refa  
 
Figure 4.2 Block diagram of proposed single-carrier based PWM control strategy. 
A three phase modulating signal is then produced (δabc_ref) as shown in eq. 4.6, from the 
reference phase voltages and dc offset voltage generated from the PI controller. However, the 
generated phase voltages have both positive and negative polarity. To make the modulation 
signals unipolar, so to make use of one carrier signal, the negative signal is then shifted to the 
positive half, as shown in eq. 4.7. A limiter is used at the output of vo, to restrict the dc-offset 
to go beyond one. 
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4.2.1. SIMULATION RESULTS 
Detailed simulation studies were carried out on a 6.0 kW surface PMSM. The DC-link 
voltage was kept constant at 270.0 V and the machine is loaded with a DC-dynamometer. 
The switching frequency is kept constant at 3.0 kHz. Fig. 4.3 shows the duty ratios with the 
both control strategies at a modulation index of 0.3. It can be observed that, Fig. 4.3 (a, b) 
which corresponds to the space vector based control strategy shows a higher order of 
switching compared to the carrier based strategy (c, d). The reason behind it is that, space 
vector based strategy obtains its duty ratios based on the two separate positive and negative 
switching sequences, which flips at the carrier frequency depending on the capacitor voltage 
difference. However, in the case of the carrier based switching sequence, it adds or subtracts 
a zero sequence voltage from the reference modulation index. Hence, the carrier based 
control strategy works with a smoother duty cycle compared to the SV-PWM based strategy. 
    
Figure 4.3 Duty ratios for each leg top two switches for the, (a, b) SV-PWM and (c, d) Carrier-based PWM 
control strategy. 
 






Figure 4.5 Capacitor voltage and total harmonic distortion analysis for the (a, b) SV-PWM and (c, d) 
Carrier-based control strategy. 
 
Figure 4.6 Performance results for three-level inverter with change in speed from 150.0 rpm to 800.0 rpm, while 
the load torque was kept constant at 6.0 N.m.; (a) Change in machine speed; (b) Phase voltage; (c) Difference 
between two DC-link capacitor voltages; (d) Stator current. 
Fig. 4.4 shows the simulation results for the stator phase current and total harmonic 
distortion of the two control strategies, while the machine was operating at 19.5 Hz. The 
results show similar performance and %THD is also at the required tolerance level. However, 
with the proposed carrier based control strategy, harmonic distortions are a bit lower 
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compared to the SV-PWM based strategy. This is because of the uniform duty ratios 
generated for the carrier based strategy. 
Fig. 4.5 shows the capacitor voltage (a, c) and their harmonic spectra (b, d), which 
influences the neutral point potential (NPP) and additional voltage stress across power 
switches. Here the machine is operated at 19.5 Hz and the third harmonic component 
(3x19.5=40.0 Hz) is observed at the neutral point. With a SV-PWM based strategy a lot of 
higher order harmonic components which are present in the DC-link capacitor voltage can be 
observed, compared to the carrier based strategy which has only the third order harmonic 
components. However, the DC components for both the capacitor voltages are fixed at 135.0 
V, which is half of the total DC-link voltage of 270 V.  As in the space vector based strategy 
duty ratio alternate in each switching cycle, it helps to attenuate the lower order harmonic 
(3
rd
) components from the neutral point.  
 
Figure 4.7 Performance results for three-level inverter with change in torque from 6.0 to 24.0 N.m., while the 
speed was kept constant at 500.0 rpm; (a) Machine speed; (b) Phase voltage; (c) Difference between two DC-
link capacitor voltages; (d) Stator current. 
The absence of the lower order harmonic components from the neutral point helps to 




Fig. 4.6 shows the simulation test results with the proposed carrier based control strategy, 
depicting a change in speed from 150.0 rpm to 800.0 rpm, while load torque was kept 
constant at 6.0 N.m. Fig. 4.7 shows the machine performance with change in load torque 
from 6.0 N.m. to 24.0 N.m., while the speed was kept constant at 500.0 rpm. It can be 
observed that during a change in speed, the DC-link voltage difference was balanced to its 
desired level. The maximum variation in the DC-link capacitor voltage difference is 4.0 V, 
which is 1.0% of the total DC-link voltage. Also, during change in load torque, the maximum 
capacitor voltage difference was less than 3.0% of the total DC-link voltage. Moreover, the 
performance of the system with change in speed and torque is also smooth, which shows the 
required performance of the proposed scheme. 
4.2.2.    EXPERIMENTAL TEST VERIFICATION 
All the experimental test setup parameters are kept same as discussed in the earlier 
chapter. Fig. 4.8 shows the experimental results of the duty ratios for both the strategies. It 
can be observed that, the wave shapes are quite similar to the simulation results.   
 
Figure 4.8 Experimental results of the duty ratios for each leg top two switches; (a), (b) For SV-PWM based 
control strategy. (c), (d) for carrier based PWM control strategy. 
Fig. 4.9 shows the machine phase current harmonic distortion (%THD), when machine 
speed was kept constant at 585.0 rpm. From the results is can be observed that, with the 
SVPWM control strategy current harmonics are quite low (2.84%), as also shown in 
simulation results. However, the carrier based strategy corresponding current harmonics are 
bit higher. As with the carrier based strategy difference between the two capacitor voltages 
are directly passed through a PI controller and output from the PI controller adds to the 
reference voltage, all harmonics presents in the DC-link capacitor sensed voltages are going 
to affect the reference modulation signal. If the reference modulation signals are distorted, it 
is going to affect the machine torque and current harmonics as well. Hence, a low pass filter 
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can be used to filter out the higher frequency noise from the sensed DC-link voltage, before it 
is passed through the PI controller. 
 
Figure 4.9 Experimental results for the phase current and the total harmonic distortion analysis for the (a, b) 
SV-PWM and (c, d) carrier-based PWM control strategy. 
 
Figure 4.10 Experimental results for the capacitor voltage and the total harmonic distortion analysis for the 
(a, b) SV-PWM and (c, d) Carrier-based PWM control strategy. 
Fig. 4.10 shows the experimental results for the change in capacitor voltage, which affects 
the neutral point potential and its harmonics. The machine was operated at 13.33 Hz, which 
corresponds to 400.0 rpm of machine speed and the corresponding third harmonic voltage 
was observed at 40.0 Hz. It is clear from the results that, the SV-PWM technique shows 
higher order harmonic components, compared to the carrier based strategy. The neutral point 
potential (NPP) of the carrier based strategy is dominated by the third order harmonic 
components. Hence, it can be concluded that the SV-PWM technique helps to reduce these 
lower order harmonic components by sampling the neutral point voltage more frequently. 
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Moreover, with SV-PWM technique the maximum peak to peak capacitor voltage deviation 
was 2.0 V, whereas with the carrier based strategy it was 4.0 V. 
 
Figure 4.11 Experimental results for change in speed for the carrier based strategy from 
150.0 rpm to 800.0 rpm at 6.0 N.m. load torque; (a) Machine speed; (b) Phase voltage; (c) 
Difference in two capacitor voltages; (d) Stator current. 
 
Figure 4.12 Experimental results for change in torque for the carrier based strategy from 6.0 to 24.0 N.m. while 
speed is kept constant at 500.0 rpm.; (a) Machine speed; (b) Phase voltage; (c) Difference in two capacitor 
voltages; (d) Stator current. 
Fig. 4.11 shows the experimental results with the carrier based strategy when the machine speed changes 
from 150.0 rpm to 800.0 rpm at no load. The maximum capacitor voltage deviation is around 5.0 V, which is 




Fig. 4.12 shows the machine performance during change in load torque from 6.0 N.m. to 
24.0 N.m., while the machine speed was kept constant at 500 rpm. During the change in load 
torque, the controller was able to keep the machine speed constant at the required level and 
the two capacitor voltages were also balanced. The maximum DC-link capacitor voltage 
deviation at full load is around 5.0 V, which is around 1.85% of the total DC-link capacitor 
voltage. 
4.3. SINGLE CARRIER-BASED HYBRID-PWM CONTROL WITH DC-LINK 
VOLTAGE BALANCING 
The duty cycle generated in (4.1) does not take into consideration the DC-link capacitor 
voltage unbalanced condition, which is a potential problem with the NPC inverters. Most of 
the proposed control strategies use neutral point current as an indicator of voltage unbalance, 
which is in turn integrated, to generate the DC-offset voltage (vo). This DC-offset voltage is 
then added to the original duty-cycle, to generate the compensated duty, as shown in the 
earlier section. However, larger variations in vo can distort the duty-cycle, and significantly 
affect the phase-voltage harmonics. This situation may even over-stress the inverter switches. 
This may lead to over-voltage breakdown of the switches. Hence, in order to generate smaller 
voltage harmonics, as well as in order to reduce the voltage stress across the inverter 
switches, and also to eliminate additional PI controller requirement to generate the DC offset 
voltage a hybrid-PWM strategy is proposed here. The proposed strategy depicts the 
advantages of the both classic space-vector pulse-width modulations (SV-PWM) as well as 
carrier-based PWM. The duty-cycles for the traction inverter switches are calculated using 
carrier-based PWM, to reduce computational time and control complexity of the system. The 
redundancies of the switching states are then used to balance the two DC-link capacitor 
voltages, similar to SV-PWM. The proposed scheme is capable of maintaining the difference 
between the two DC-link capacitor voltages for a wider range of machine speed-torque 
variations. This is essential of EV traction applications. Furthermore, a single carrier is used 
for PWM, instead of multiple carriers, which reduces computational complexity. A detailed 
comparative study is carried out, to prove the performance difference between the existing 
SV-PWM techniques and the proposed hybrid-PWM strategy. In addition, total harmonic 
distortion of voltage and current (%THDv,i), duty-cycles of the switches, as well as DC-link 
voltage balancing capabilities are also compared. Detailed simulation and experimental 




4.3.1. Principle of Operation 
The proposed control circuit for 3
rd
 harmonic PWM-based hybrid DC-link capacitor 
voltage balancing is shown in the Fig. 4.13. The 3-phase currents and machine speed are used 
to generate the three reference phase voltages (vabc). A zero-sequence voltage, vz is then 
generated from vabc, as shown in eq. (4.1). This is then subtracted from vabc, to generate the 
reference phase voltage (vabc_ref), which is equivalent to the classic space-vector pulse-width 
modulation (SV-PWM) scheme. It is then converted to an appropriate duty-ratio (δa,b,c_ref), as 
shown in eq. (4.8). Here, it can be observed that, no DC-offset voltage it added with the 
reference duty cycle as shown in eq. (4.6). It eliminates the problem of getting the duty 
saturated in transients and in sudden load changes. However, the generated duty from this 
expression has both the positive and negative polarities. Hence, to convert the bipolar duty-
ratio to unipolar format, so that only one carrier wave can be used, a modified control 
strategy is derived in (4.9), similar to (4.7). In this strategy, the negative polarity is shifted by 
adding the negative part with unity. Compare to the strategy proposed in [147], where there is 
a common overlap period in generated duty as shown in Fig. 4.1, in this proposed scheme, 
this overlap period is eliminated. This helps to reduce increased harmonic distortion. 
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Equation (4.9) shows the duty-cycle generated only for one phase. However, similar 
expressions can be used for generating the other phase duties as well. 
The duty cycle generated in eq. (4.9) does not take into consideration the DC-link 
capacitor voltage imbalanced condition, which is a potential problem with the NPC inverters. 
Most of the proposed control strategies use neutral point current as an indicator of voltage 
imbalance, which is in turn integrated, to generate the DC-offset voltage. This DC-offset 
voltage is then added to the original duty-cycle, to generate the compensated duty. However, 
larger variations in the DC-offset voltage or “α” can distort the duty-cycle, and significantly 
affect the phase-voltage harmonics. This situation may even over-stress the inverter switches. 
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This may lead to over-voltage breakdown of the switches, as shown in chapter 2. Hence, in 
order to generate smaller voltage harmonics, as well as in order to reduce the voltage stress 
across the inverter switches, and also to eliminate additional PI controller requirement to 
generate the DC offset voltage a hybrid-PWM strategy is proposed here.  
 
Figure 4.13 Block diagram of the proposed single carrier-based hybrid-PWM control strategy. 
In the proposed hybrid carrier-based PWM control strategy, three logical control blocks 
are introduced. The loss reduction block updates the variation in the two capacitor voltages at 
the start of each switching cycle. This helps to reduce the switching losses, because it restricts 
the change in duty cycle between each carrier frequency cycle.  The output from the 
comparator block generates the inverter gating signals (gabc_ref), after comparing the three 
phase duties (δabc_p,n) with the single carrier wave. Since this block does not take care of the 
DC-link capacitor voltage imbalance condition, it is passed on to revised gate-pulse generator 
block. Another part of gabc_ref goes to the redundant vector identifier block, which gives 
information about the redundant vector states. If gabc_ref   consists of any redundant states, then 
depending on the output from the loss reduction block, modified control pulses are generated 
for the inverter, as shown in Table VIII. 
Table VIII: HYBRID PWM DC-LINK VOLTAGE BALANCING SCHEME 
Redundant States Balancing Ability Switching State 
POO 
vdc1 > vdc2 POO 
vdc2 > vdc1 ONN 
ONN 
vdc1 > vdc2 POO 
vdc2 > vdc1 ONN 
PPO 
vdc1 > vdc2 PPO 
vdc2 > vdc1 OON 
OON 
vdc1 > vdc2 PPO 




vdc1 > vdc2 OPO 
vdc2 > vdc1 NON 
NON 
vdc1 > vdc2 OPO 
vdc2 > vdc1 NON 
OPP 
vdc1 > vdc2 OPP 
vdc2 > vdc1 NOO 
NOO 
vdc1 > vdc2 OPP 
vdc2 > vdc1 NOO 
OOP 
vdc1 > vdc2 OOP 
vdc2 > vdc1 NNO 
NNO 
vdc1 > vdc2 OOP 
vdc2 > vdc1 NNO 
POP 
vdc1 > vdc2 POP 
vdc2 > vdc1 ONO 
ONO 
vdc1 > vdc2 POP 
vdc2 > vdc1 ONO 
PON,OPN,NPO,NOP,ONP,PNO vdc1 > vdc2 or vdc2 > vdc1 PON,OPN,NPO,NOP,ONP,PNO 
PNN,PPN,NPN,NPP,NNP,PNP vdc1 > vdc2 or  vdc2 > vdc1 PNN,PPN,NPN,NPP,NNP,PNP 
From Table VIII, it can be observed that, gabc is different from gabc_ref, only if redundant 
voltage states exist. For medium- and large-voltage vectors, gating signals do not change 
their sequence, since they cannot affect capacitor voltage balancing ability. As positive 
voltage vectors are related to the upper capacitor voltage, and negative vectors are related to 
the lower capacitor voltage, if vdc1 > vdc2, the positive vectors are utilized and if vdc1 < vdc2, the 
lower capacitor voltages are used. Hence, the complicated and time consuming duty-cycle 
calculation process of the SV-PWM strategy (as shown in Table III), is replace by a much 
more efficient, single carrier-based strategy. Once the duties of the individual inverter 
switches are generated, redundant states of the switches are used to keep the DC-link 
capacitor voltages stable, with equal distribution of positive and negative switching states. 
The proposed strategy helps to keep the harmonic voltage distortion low, while maintaining 
the difference between the two capacitor voltages in between tolerance band (5% of the total 
DC-link voltage) even at high torque-speed transients.  
Fig. 4.14 shows the duty cycle redistribution with the proposed control strategy 
depending on the two DC-link capacitor voltages. Suppose initial duty ratio generated form 
the machine control loop operates the system with POO switching sequence, and if the upper 
capacitor voltage is larger than the lower one, system will operate with the initial sequence 
only (Fig. 4.14, a). However, if the lower capacitor voltage appears to be higher than the 
upper one, the duty ratio will be going to redistribute according to table VIII. Because of this 
change in switching states in between one switching cycle, could introduce additional 
switching losses compared with the conventional space vector PWM strategy. However, 
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because of the loss reduction block, which allows any change in switching sequence only at 
the starting of each switching cycle, the additional switching losses can be reduced. 
Moreover, because of this hybrid-PWM control the additional PI controller requirement to 
balance the DC-link capacitor voltages is completely eliminated.  
 
Figure 4.14 Switching state with the proposed Hybrid-PWM control strategy. 
4.3.2. SIMULATION TEST RESULTS 
Fig. 4.15 shows the duty ratios with the proposed hybrid-PWM based control strategy, at 
a modulation index of 0.38. In case of the hybrid carrier-based strategy, duty ratio calculation 
does not change, as there is no dc-offset voltage added with the duties generally being done 
for carrier based strategy. However, voltage sharing between the 2 capacitor voltages indeed 
changes. Hence, from the resultant plots, it is obvious that the generated duty cycle will 
derive much lower transients, compared to the SV-PWM based strategy. 
 
Figure 4.15 Duty ratios for each leg (top 2 switches) with Hybrid PWM control strategy. 
Fig. 4.16 shows the simulation results for the stator phase current [Fig. 4.16 (a)] and the 
total harmonic distortion [Fig. 4.16 (b)], while machine was operates at 585.0 rpm (19.5 Hz). 
The harmonic distortion levels are observed to be significantly lower for the proposed hybrid 





Figure 4.16 Phase current and total harmonic distortion analysis for the hybrid carrier-based control 
strategy. 
 
Figure 4.17 Capacitor voltage deviation and total harmonic distortion analysis for the proposed hybrid 
carrier-based control strategy. 
Fig. 4.17 shows the capacitor voltage deviation [Fig. 4.17 (a)] and their harmonic spectra 
[Fig. 4.17 (b)], which influences the neutral point potential (NPP) as well as the additional 
voltage stress across the inverter switches. The fundamental system frequency was kept at 
13.33 Hz and the corresponding 3
rd
 harmonic voltage component is observed at 40 Hz. 
Compared to the SV-PWM based strategy the lower order harmonics are bit higher in case of 





components at the neutral point, it performs in between the space vector PWM and carried 
based PWM strategy. 
 
Figure 4.18 Performance results for 3-level inverter – Change in speed from 150.0 rpm to 800.0 rpm; Load 
torque is constant at 6.0 N.m.; (a) Change in machine speed; (b) Phase voltage; (c) Difference between two DC-
link capacitor voltages; (d) Stator current. 
 
Figure 4.19 Performance results for 3-level inverter – Change in torque from 6.0 to 24.0 N.m.; Speed is 
constant at 500.0 rpm: (a) Machine speed; (b) Phase voltage; (c) Difference between two DC-link capacitor 
voltages; (d) Stator current. 
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Fig. 4.18 shows the simulation test results with the proposed hybrid carrier-based control 
strategy, depicting change in speed from 150.0 rpm to 800 rpm, while load torque was kept 
constant at 6.0 N.m. Furthermore, Fig. 4.19 shows the machine performance with change in 
load torque from 6.0 N.m. to 24.0 N.m., while the speed was kept constant at 500.0 rpm. It 
can be observed that during change in speed and torque, the DC-link voltage difference was 
balanced to its desired level. The maximum variation in DC-link capacitor voltage during 
change in speed is 2.0 V, which is below 1.0% of the total DC-link voltage. In addition, 
during a change in load torque, the maximum capacitor voltage difference was 4.0 V, which 
is again 1.48% of the total DC-link voltage. Moreover, the performance of the system with 
change in speed and torque is also smooth, which illustrates the superior performance of the 
proposed scheme. 
Fig. 4.20 shows the switching sequence with the proposed hybrid PWM control strategy, 
for sub-sector I in sector I. In this subsector there are total four redundant voltage vectors 
(POO, ONN, PPO, OON) and three null vectors available (PPP, NNN, OOO). From the 
switching sequence it can be observed that, the redundant vectors are symmetrical to the 
carrier and total numbers of switching sequences are 7. 
 
Figure 4.20 Switching sequence for proposed hybrid PWM control strategy for 1st sub-sector in sector I. 
 
Figure 4.21 Total voltage harmonic distortion for hybrid PWM. 
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Fig. 4.21 shows the total harmonic distortion of hybrid PWM strategy with change in 
modulation index.  Results show uniform reduction in harmonic distortion with higher 
modulation indices. 
4.3.3. EXPERIMENTAL TEST SETUP AND VERIFICATION STUDIES 
Fig. 4.22 shows the experimental results of the duty ratios for the hybrid PWM based 
control strategy. It can be observed that the plots are quite similar to the simulation results. 
Moreover, the duty cycle generated from the proposed carrier-based strategy has much lower 
transients compared to the SV-PWM based strategy, as already shown in simulation results. 
 
Figure 4.22 Experimental results for duty ratios for each leg (top 2 switches) with Hybrid PWM control 
strategy. 
 
Figure 4.23 Experimental results for phase current and total harmonic distortion using the developed hybrid 
carrier-based control strategy. 
Fig. 4.23 shows the machine phase current harmonic distortion (%THD), when machine 
speed was kept constant at 585.0 rpm (19.5 Hz). With the carrier-based strategy, the 
corresponding current harmonics are lower as compared to carrier based strategy. 
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Furthermore, Fig. 4.24 shows the experimental results for the change in capacitor voltage, 
which affects the neutral point potential and harmonics. The machine was operated at 13.33 
Hz, which corresponds to 400.0 rpm machine speed, and the corresponding third harmonic 
voltage was observed at 40.0 Hz. Results are quite similar to the simulation studies. 
 
Figure 4.24 Experimental results for the capacitor voltage deviation and the total harmonic distortion analysis 
for the hybrid PWM based control strategy. 
 
Figure 4.25 Experimental results for change in speed for the hybrid PWM based strategy from 150.0 rpm to 
800.0 rpm at 6.0 N.m. load torque; (a) Machine speed; (b) Phase voltage; (c) Difference in two capacitor 
voltages; (d) Stator current. 
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Fig. 4.25 shows the experimental results with the hybrid PWM strategy, when the 
machine speed changes from 150.0 rpm to 800.0 rpm with 6.0 N.m. load torque. The 
maximum capacitor voltage deviation is around 3.0 V, which is 1.1% of the total DC-link 
capacitor voltage. It shows the required controllability of the proposed DC-link balancing 
algorithm. Fig. 4.26 shows the machine performance during change in load torque from 6.0 
N.m. to 24.0 N.m., while the machine speed was kept constant at 485.0 rpm. During the 
change in load torque, the controller is able to keep the machine speed constant at the 
required level, while keeping the two capacitor voltages balanced at the same time. The 
maximum DC-link capacitor voltage deviation at full load is around 10.0 V, which is around 
3.7% of the total DC-link capacitor voltage. 
 
Figure 4.26 Experimental results for change in torque for the hybrid PWM based strategy from 6.0 to 24.0 N.m. 
while speed was kept constant at 485.0 rpm; (a) Machine speed; (b) Phase voltage; (c) Difference between two 
DC-link capacitor voltages; (c) Stator current. 
 
 
Figure 4.27 Experimental results for total voltage harmonic distortion for hybrid PWM. 
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Fig. 4.27 shows the total harmonic distortion for the hybrid carrier based strategy with 
change modulation index. Results follow quite similar trend as link the simulation results. 
4.4. HYBRID-PWM BASED DISCONTINIOUS-PWM STRATEGY WITH DC-LINK 
VOLTAGE BALANCING  
A modified discontinuous-PWM (DPWM) based DC-link voltage balancing strategy is 
proposed based on the proposed hybrid PWM strategy. It also helps to reduce the total 
inverter losses considerably, as like in 2-level inverter DPWM strategy. The proposed 
strategy is also able to balance the two DC-link capacitor voltages for the entire range of 
machine speed torque variations and also reduces the total inverter losse considerably. To 
overcome the problem with DC-link voltage balancing with carrier based DPWM strategy, a 
simple single carrier based PWM technique is proposed in this paper. In this strategy, the 
modulation signals are generated based on the hybrid PWM strategy, and then compared with 
a triangular carrier signal. It is then passed through a redundant vector identification table to 
find the redundant voltage vectors. During the neutral point voltage fluctuation, redundant 
states are used as like in case of SVPWM based strategy to keep the fluctuation low. As there 
is no use of any offset with the reference modulation signals or no change with the duration 
of +ve or –ve bus clamping time, it will also reduce the voltage harmonic distortion. 
Moreover, as change in the two capacitor voltages are sampled at each switching cycle, the 
proposed system is quite fast for any amount of load change. Detailed simulation and 
experimental performances are carried out to show the performance of the system.  
4.4.1. Conventional DPWM Control Strategy 
Discontinuous PWM is a widely used method to keep the inverter losses low at higher 
load currents. In this type of control strategy one of the inverter lags is generally clamped to 
the positive or negative DC-bus as shown for the two-level inverter. However, the total 
harmonic distortion is comparatively higher than the continuous PWM. The modulation 
signal used for two-level inverter can be used for the three-level inverter as well. However, 
there will be two carrier signals instead of one, as in case of three-level inverter, as shown in 
Fig. 4.28 (b).   
There are different kinds of DPWM techniques available depending on the load power 
factor.  The purposes of all these modulation techniques are to make the pole of any one of 
the legs to stop switching for 120° in one power cycle. To combine all these PWM techniques 
to one, a generalized PWM strategy is proposed in [39]. The zero sequence voltage (vz) 
generated in (4.11) is then added with the phase voltage signals (vabc) as shown in (4.13) to 
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generate the reference phase voltages (vabc_ref). The ranges of discontinuous functions are 
realized by selecting α (Eq. 4.10). Choosing constant values of α to 0, 0.5 and 1.0, 
DPWMMAX, SVPWM, and DPWMMIN can be generated. As SPMSM machine mostly 
operates close to unity power factor, we will keep the modulation angle δ to Π/6.        








Here, θre is the rotor position in rad, vdc is the DC-link voltage and vmin, max are the 
minimum and maximum values of the three reference voltage signals, shown in Eq. (4.12). 
),,(    );,,(  
minmax cbacba
MinMax    (4.12) 
Where, va, b, c are the three reference phase voltages. 
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Figure 4.28 Continuous (SVPWM) (a) and discontinuous PWM (b) signals. 
The modulating signals (va,b,c) are generated from the control loop, can be added with the 
zero sequence voltage component (vz) to produce the reference voltage for the inverter 
switches (va,b,c_ref) as shown in Eq. 4.13. Fig. 4.28 shows the two different modulation signals 
by adding different zero sequence voltages with similar reference modulation signal, as 
shown in Eq. 4.13. Fig. 4.28 (a) shows the space-vector PWM corresponding modulation 
signal and Fig. 4.28 (b) shows the DPWM signal. With the control strategy shown in Fig. 
4.28, two carrier signals are required to trigger the four switches for each leg. The upper 
carrier signal with the positive modulation signal generate gate pulses for TA1, TA3 and the 
lower carrier signal with the negative side of the modulating signal produces the gate pulses 
for TA2, TA4. 
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4.4.2. Conventional DC-Link Capacitor Voltage Balancing Schemes and Associated 
Problems 
In this type of strategy a DC-offset voltage is generally being added with the reference 
modulating signal [126], [148], [149] as shown in Fig. 4.28, (b). Hence, when the upper 
capacitor voltage is higher than the lower capacitor voltage, a positive DC-offset voltage is 
added, to make use of the positive redundant voltage vectors more than the negative voltage 
vectors. The same is true when the lower capacitor voltage is higher than the upper one. In 
that case a negative DC-offset voltage is required to add. However, this strategy has a 
problem with the range of the DC-offset, because if the offset is higher than the required 
value, it may create more neutral point voltage deviation. Addition of DC-offset shifts the 
modulating signal vertically up or down wards. Hence, in case of larger transients when 
capacitor voltages are unbalanced, it may happen that, a larger value of DC-offset could be 
generated from the control circuit, which shifts the signal completely in positive or negative 
half. It will make the generated PWM waveform asymmetrical, which could make the system 
uncontrollable. Hence there is always a limit of DC-offset voltage that is required to set, to 
avoid such condition. The value of DC-offset voltage is generally being generated by directly 
measuring the two capacitor voltages and then passing the difference between them through a 
PI controller, which generate the offset voltage (vo). Alternatively, the neutral point current 
can be sensed or generated from the three phase current and duty ratios and integrated them 
over one carrier cycle to generate the DC-offset voltage. As the results shown in [149], there 
is always a time (0.3 Sec) required to balance the two capacitor voltages, even with a stable 
RL load, without any transients.  Moreover, the current waveforms shown have spikes, in 
steady state. In case of DPWM this strategy is even trickier. During the positive 60° clamping 
period, the upper capacitor voltage is going to discharge more than the lower capacitor 
voltage, as it is clamped to the positive DC-bus voltage. Even though the negative DC-offset 
voltage would be applied to keep the capacitor voltages balanced, it might not be possible to 
balance the system as shown in [128]. This problem is more Sevier with more frequent 
transients systems, like for electric vehicle applications, due to rapid change in speed and 
torque demands. The same argument hold good for negative DC-bus clamping period as well. 
To overcome this problem, a modified strategy is proposed in [128]. Instead of adding 
additional DC-offsets, the clamping period for the upper and the lower cycle is redistributed. 
If the upper capacitor voltage is higher than the lower capacitor voltage, its total clamping 
period will increase to more than 60° where that of the lower cycle will go below 60°. The 
reverse is true, when the lower capacitor voltage is higher than the upper capacitor voltage. In 
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case of a transient system, it may happen that the total 120° clamping duration could appear 
in positive half or in the negative half cycle. It will introduce asymmetry in the generated 
voltage spectra and will increase the total voltage and current harmonic distortion in the 
system. From the results shown it can be depicted that, there is also a certain time delay, 
between applying the control strategy and before the two capacitor voltage get balanced, 
similar to previously proposed strategy. Moreover, the phase voltage has different clamping 
period in positive and negative half, which will introduce asymmetry and harmonics in the 
generated voltage. Hence this system is also not a good choice for EV applications. 
4.4.3. Proposed DC-link Balancing Strategy 
The reference duty cycles (δa,b,c_p,n) for the switches are generated similar like the 
proposed hybrid PWM based control strategy, as shown in (4.8, 4.9). However, the zero 
sequence voltage (vz) is generated from (4.11). The generated duty cycle will look similar to 
fig. 4.29. However, with the duty ratios generated for the power switches the DC-link 
balancing is not considered. The following section describes the proposed control strategy 
that keeps the DC-link capacitor balanced for wider range of machine torque speed variations 
for an electric vehicle.   
 
Figure 4.29 Modified DPWM reference signals; (a) Corresponding to upper modulating signal for TA1, TA3 ; 
(b) Lower modulating signal TA2, TA4. 
Fig. 4.30 shows the basic flow chart for the proposed DC-link balancing strategy, as also 
shown in the earlier hybrid PWM strategy. In this strategy, first the reference phase voltages 
(vabc_ref) are generated from the vector control block and then converted to the corresponding 
duty ratios (δabc_p,n). In the generated duty cycles the negative half is also shifted to the 
positive side, which eliminates the requirement of an additional carrier signal compared to the 
conventional one as shown in Fig. 4.28. It is then compared with the carrier signal to generate 
the gate signals for the power switches (gabc_ref). These pulses are then passed through a 
conditional block, which decides whether there is any redundant small voltage vector 
 88 
 
available. If there is no small vector available, signal directly goes to the inverter switches. 
However, if there is any redundant voltage vector present, then according to the two capacitor 
voltages, the duty ratios redistributed according to table VIII.  
The control circuit diagram will be similar like the hybrid PWM strategy as shown in Fig. 
4.13. 
 
Figure 4.30 Flow chart for the proposed DC-Link voltage balancing scheme for DPWM 
4.4.4. Simulation Results for Discontinuous-PWM Control Strategy 
Fig. 4.31 shows the duty ratios for the phase A power switches at two different 
modulation indexes of 0.23 (a, b) and 0.87 (c, d). From the simulation results it can be 
observed that at each half cycle, the modulating signal is clamped to either positive or in the 
negative DC-bus voltage.  
Fig. 4.32 shows the phase voltages with the conventional DC-offset based DPWM and 
the proposed DPWM control strategy with modulation index (M.I.) of 0.46. From the results, 
phase voltages look almost similar, however with the conventional strategy; the voltage 
spikes are bit higher than the proposed strategy. Fig. 4.33 shows the stator current with both 
the strategies. Here also, the current harmonic distortion with conventional strategy is bit 





Figure 4.31 Duty ratios with proposed DPWM strategy at modulation index of; (a), (b) 0.23. (c), (d) 0.87. 
 
Figure 4.32 Phase voltage comparison of the (a) Conventional DC-offset based DPWM  and (b) Proposed 
DPWM based control scheme. 
 
Figure 4.33 Phase current and total harmonic distortion analysis of the (a, b) Conventional DC-offset based 




Figure 4.34 Performance results for the three-level DPWM with conventional DC-offset based DPWM 
technique for change in speed from 150.0 rpm to 800.0 rpm, while the load torque was kept constant at 6.0 
N.m.; (a) Change in machine speed; (b) Phase voltage; (c) Difference between two DC-link capacitor voltages; 
(d) Stator current. 
 
Figure 4.35 Performance results for three-level DPWM with conventional DC-offset based DPWM technique 
for change in torque from 6.0 to 24.0 N.m., while the speed was kept constant at 500.0 rpm.; (a) Machine speed; 




Figure 4.36 Performance results for proposed DPWM based three-level inverter with change in speed from 
150.0 rpm to 800.0 rpm, while the load torque was kept constant at 6.0 N.m.; (a) Change in machine speed; (b) 
Phase voltage; (c) Difference between two DC-link capacitor voltages; (d) Stator current. 
 
Figure 4.37 Performance results for the proposed DPWM based three-level inverter with change in torque from 
6.0 to 24.0 N.m., while the speed was kept constant at 500.0 rpm.; (a) Machine speed; (b) Phase voltage; (c) 
Difference between two DC-link capacitor voltages; (d) Stator current.  
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Fig. 4.34 shows the machine performance with the DC-offset based DPWM scheme for 
three-level inverter, during change in machine speed from 150.0 rpm to 800.0 rpm, while 
load torque was kept constant at 6.0 N.m. and fig. 4.35 shows the change in load torque from 
6.0 N.m. to 24 N.m., while speed kept constant at 500.0 rpm. In Both the conditions capacitor 
voltage deviation is as high as 20.0 V, which in turn introduces current and voltage harmonic 
distortion, as already shown in Figs. 4.32 (a) and 4.33 (a, b). 
Figs. 4.36 and 4.37 show the simulation results with the proposed DPWM based control 
strategy during change is speed from 150.0 rpm to 800.0 rpm at 6.0 N.m. of load torque and 
while load torque was changed from 6.0 N.m. to 24 N.m. at 500.0 rpm machine speed. With 
change in speed, the maximum capacitor voltage difference goes to 2.0 V, which is 0.7% of 
the total DC-link capacitor voltage and during change in torque; maximum capacitor voltage 
difference goes to 5.0 V, which is 1.85% of the total DC-link capacitor voltage.  
Hence, from both speed and torque responses, it can be concluded that with the proposed 
DPWM control strategy, the machine was able to perform the required performance and kept 
the NPP below 5% of the total DC link capacitor voltage compared to the earlier proposed 
scheme.  
 
Figure 4.38 Simulation results for total voltage harmonic distortion for DPWM scheme. 
Fig. 4.38 shows the simulation results for the harmonic distortion during change in 
modulation index. Results show a uniform reduction in the harmonic distortion at higher 
modulation indices.  
4.4.5. Experimental Results for DPWM Scheme 
Fig. 4.39 shows the duty ratios with low (0.23) and high modulation indexes (0.87). 




Figure 4.39 Experimental results for the duty ratios with proposed DPWM strategy and with modulation index 
of; (a, b) 0.23. (c, d) 0.87. 
Fig. 4.40 shows the phase voltages with both the control strategies with modulation index 
(M.I.) of 0.46. Compared to the simulation results, the voltage harmonic distortions are high 
with the conventional strategy (Fig. 4.40, a). The reason behind is that, in real experimental 
setup the effects of the capacitor voltage deviation changes the generated phase voltages, 
which in turn influences the machine speed. As an effect, machine speed keeps on oscillation 
around its steady state value, which introduces further transients in the system. It also makes 
the phase current drown from the source distorted, as shown in Fig. 4.41 (a, b). However, 
with the proposed DPWM control strategy, in the phase voltage (Fig. 4.40, b) and current 
waveforms (Fig. 4.41, c, d) these types of transients cannot be observed. 
 
Figure 4.40 Experimental results for the phase current and total harmonic distortion analysis for DPWM based 
control strategy. 
Fig. 4.42 shows the experimental results with the conventional DC-offset based strategy, 
while machine speed was kept constant at 200.0 rpm and DC-link voltage at 100.0 V. Due to 
the enormous fluctuation at the two capacitor voltages, the DC-link voltage was kept low as 
compared to the simulation studies. It is clear from the results that, with this type of control 
strategy, machine was not able to attain the steady state speed, which intern introduces 




Figure 4.41 Experimental results for the harmonic distortion comparison between the two control strategies. 
 
Figure 4.42 Experimental results with conventional DC-offset based control strategy with 200.0 rpm machine 
speed and at no load condition; (a) Machine speed; (b) Phase voltage; (c) Difference in two capacitor voltages; 
(d) Stator current. 
Fig. 4.43 shows the experimental results with a change in machine speed from 150.0 rpm 
to 800.0 rpm, while load torque was kept constant at 6.0 N.m., and Fig. 4.44 shows the results 
while load torque was changed from 6.0 N.m. to 24.0 N.m. with 500.0 rpm machine speed. 
The DC-link voltage was kept constant at 270.0 V. The maximum capacitor voltage deviation 
during speed change is around 3.0 V and during change in load torque it is around 12.0 V at 
rated load condition. Hence compared to the conventional strategy, the proposed strategy 
provides a considerable reduction in the capacitor voltage deviation and also reduced the 
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current and voltage harmonic distortion even at rated load torque condition and at speed and 
torque transients. 
 
Figure 4.43 Experimental results for change in speed for the proposed DPWM based strategy from 150.0 rpm to 
800.0 rpm at 6.0 N.m. of load torque; (a) Machine speed; (b) Phase voltage; (c) Stator current; (d) Difference in 
two capacitor voltages. 
 
Figure 4.44 Experimental results for change in torque for the proposed DPWM based strategy from 4.0 to 24.0 
N.m. while speed kept constant at 500.0 rpm; (a) Machine speed; (b) Phase voltage; (c) Stator current; (d) 
Difference in two capacitor voltages. 
Fig. 4.45 shows the experimental results for the DPWM harmonic distortion with change 






Figure 4.45 Experimental results for total voltage harmonic distortion for DPWM scheme. 
4.5. Summary of Chapter 4 
This chapter presents three carrier based PWM control strategies. The performances of 
these strategies are then compared with the SVPWM based strategy. Results show that the 
proposed strategy works well for wider range of machine torque-speed variation and keeps 
the neutral point potential (NPP) at the required tolerance label. Moreover, the proposed 
hybrid PWM based strategy for DPWM is compared with the conventional DPWM scheme. 
Simulation and experimental results shows a considerable amount of reduction in harmonic 
distortion with the proposed scheme. Furthermore, the proposed DPWM strategy keeps the 











Chapter 5.  Performance Comparison Studies Between Various Proposed Control 
Strategies 
In this chapter initially a detailed analytic calculation of the switching and conduction 
loss distribution of different IGBT and their anti-parallel diodes will be carried out, with 
change in modulation indices for both two- and three-level inverters. Then simulation studies 
will be carried out with different proposed PWM strategies, to show their effects on loss 
distribution. Moreover, average torque ripple, average neutral point potential (NPP) variation, 
total voltage, current harmonic distortions and total program execution times will also be 
compared. For all these analysis a 54.0 kW surface PMSM will be considered. 
5.1. Analytical Switching Loss Calculation of Two-Level Inverter 
Fig. 5.1 shows the duty cycle (δa) and phase current (ia) for the two-level inverter phase 
A. As can be seen from the figure, the current lags phase voltage duty by an angle of φ°. 
Hence, the conduction and switching periods of the IGBT switches and their anti-parallel can 
be distributed in to four regions as A, B, C, D. 
 
Figure 5.1 Duty cycle and phase current for the Two-level inverter phase A. 
As shown in Fig. 5.1 region A, where phase current is negative and duty is positive, state 
I and IV as shown in Fig. 5.2 will be applicable. Here, the anti-parallel diode DA1, will allow 
the current to pass when TA1 will be turned on and TA2 will allow the current to flow when it 
will be turned on. In region B, where both the duty and current are positive, state II, III will 
be applicable. IGBT TA1 will carry the load current when it is turned on and anti-parallel 
diode DA2, will carry the positive load current otherwise. In region C, load current is still 
positive, but duty is negative, so state II, III will also be applicable. In region D both the duty 
and current are negative. So IGBT TA2, will carry the load current when it is on (state IV) and 





Figure 5.2 Current direction for two-level inverter for all four regions. 
Here, it can be observed that at low power factor and modulation indices, anti-parallel 
diodes conduct more load current than the active switches. 
5.1.1. Conduction Loss Calculation 
For switching and conduction loss calculation Infineon FS400R12A2T4, 1200.0 V IGBT 
module is considered for the two-level inverter. Conduction loss (Pc) in power switches and 
diodes are the product of saturation voltage (vce) at a particular load current and the load 
current (i) itself, as shown in eq. (5.1). The average conduction loss (Pc_avg) for one 
fundamental power cycle can be represented by eq. (5.2). 
)()()(
ceC












ce  (5.2) 
Where, )( sin , })( sin{1.50=   mIimM , m is the modulation index, Im is the 
maximum phase peak current,  and α = ω.t. 
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As shown in Fig. 5.1, the conduction losses for IGBT TA1, TA2 can be expressed as shown 

















































mceTavg_TAc  (5.4) 
Similarly, conduction losses for anti-parallel diodes can be expressed as shown in eq. 
(5.5), (5.6). As diodes conducts only when the power switches are turned off, to calculate the 
















































mceDavg_DAc  (5.6) 
 
Figure 5.3 Conduction loss distribution for (a) IGBT and (b) their anti-parallel diode, with change in modulation 
index and power factor. 
Fig. 5.3 shows the conduction losses (In watt) for both IGBT and their anti-parallel 
diodes, with change in modulation index and power factor. From the wave shapes it is clear 
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that, with higher modulation index, conduction losses for IGBT switches are going to 
increase, as the conduction time is going to increase and the diode conduction losses are 
going to come down. However, with change in power factor angle, the IGBT losses are going 
to come down as their conduction time will reduce and the diode losses are going to increase. 
For this study Vce for both IGBT and diodes are set at 1.0 V and peak phase current is 
considered as unity. 
5.1.2. Switching Loss Calculation 
Switching losses in any device is a function of load current and the voltage across those 
power devices. In IGBT there are basically two kinds of switching losses can be observed; 
turn on (Eon) and turn off (Eoff) losses. Both of them are generally provided by the device 
manufacturer. However, for diodes there is only reverse recovery losses (Err), that are present 


































From the IGBT data sheet using quadratic interpolation, the total switching loss (E = Eon+ 
Eoff)), can be expressed as shown in eq. (5.9). Similarly, diode losses (Err) can also be 
expressed as a function of load current [i(t)], as shown in eq. (5.10). 
4427 422   eieieE
IGBT  (5.9) 
3528 689   eieieE
diode  (5.10) 
Hence, replacing the values of switching losses from eq. (5.9) and (5.10) into eq. (5.7) 





























Here, Vce is the actual voltage applied across the device, Vnom is the nominal voltage in 
the datasheet for total IGBT loss calculation, and fsw is the switching frequency. Hence, with 




5.2. Analytical Switching Loss Calculation of Three-Level Inverter 
Fig. 5.4 shows the duty cycles for four power switches and the A phase current for tree-
level inverter. Instead of one modulation signal for two-level inverter, it has two modulating 
signals. δap is for TA1 and δan is for TA2. TA3 and TA4 are complement to TA1 and TA2. Like fig. 
5.1, fig.5.4 can also be divided into four regions.  
 
Figure 5.4 Duty cycle and phase current for the Three-level inverter phase A. 
In region A, δan is clamped to one, so TA2 will always be on. Hence, when TA1 will be 
turned on, current will flow according to state I in fig. 5.5, through the anti-parallel diodes 
DA1, DA2 and when TA1 is off, current will flow according to state II, through TA3 and DfA2. 
In region B, duties are similar like region A, however, current is positive. Hence, when 
switch TA1 is turned on, current flows through TA1, TA2 as shown in state III, and when TA1 is 
turned off, current flows through DfA1 and TA2, as shown in state IV. 
In state C, δap goes down to zero, which makes TA1 to switch off all the time and TA2 
starts switching. As current is positive, when TA2 is on, current flows through DfA1 and TA2 as 
shown in state IV, and when it is off, current flows through the anti-parallel diodes DA3 and 
DA4, as shown in state V.  
Like region C, in region D duties remain same, but current goes negative. Hence, when 
TA2 is on, current flows through TA3 and DfA2 like shown in state II, and when TA2 is turned 
off, current flows through TA3, TA4 as shown in state VI. 
Compared to the two-level inverter in three-level inverter, it can be observed that, the 
conduction time for the anti-parallel diodes have reduced drastically. This is basically due to 
the power shared by the neutral point clamped diodes, which starts conducting, whenever, the 
power switches are turned off. 
As the basic expression for conduction and switching loss calculation will remain the 
same like in the two-level inverter, as shown in eq. (5.2), (5.7) and (5.8), the three-level 




Figure 5.5 Current direction for three-level inverter for all four regions. 
5.2.1. Conduction Loss Calculation 
For three-level inverter loss calculation Infineon F3L300R07PE4, 650.0 V NPC modules 
are used. The conduction losses for IGBT TA1, TA2, TA3, TA4, DfA1 and DfA2 can be expressed 
as follows. 




















































avg_TAc  (5.14) 
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In all these equations values of m are directly obtained from Fig. 5.4. Similarly, anti-

















































Fig. 5.6 shows the conduction loss distribution for all the power switches and the diodes. 
It can be observed that at high power factor, which is the case for permanent magnet 
machines, the conduction loss for the inner two IGBT switches TA2, TA3 are higher than the 
outer most ones (TA1, TA4). Moreover, the conduction losses for the anti-parallel diodes are 
very low, as most of the power is shared by the NPC diodes (DfA1, DfA2), when outer IGBT 
switches are turned off. With an increase in modulation index the active IGBT switches (TA1, 
TA4) takes more share of the load current, which makes their conduction losses to increase 




Figure 5.6 Conduction loss distribution for IGBT (a) TA1, TA4, (b) TA2, TA3, (c) NPC diode DfA1,  DFa2 and (d) 
anti-parallel diode with change in modulation index and power factor. 
In comparison to the conduction losses for two-level inverter switches, shown in Fig. 5.3, 
the loss distributions between different power switches are not symmetrical in three-level 
inverter. This will overheat some of the switches than the other. 
5.2.2. Switching Loss Calculation 
Analytic formulation for the switching loss is already shown in eq. (5.7) and (5.8). The 
quadratic interpolation for the IGBT, anti-parallel diodes and the NPC diode switching losses 
calculated from the device data sheet are shown below, 
4528 3161   eieieE
IGBT  (5.21) 
4528 1133   eieieE
diode  (5.22) 
Here, it can be noted that, the losses for the anti-parallel diodes and the NPC diodes are 



















































































































































































































































































































































From the derived switching loss expressions it can be seen that, switching losses for 
IGBT TA1, TA4 are similar, TA2, TA3 are almost similar, all anti-parallel diodes have similar 
losses and the two NPC diodes also have similar switching losses as well. 
5.3. Simulation Based Loss calculation for Two-Level Inverter with SV-PWM Schemes 
To perform the loss calculation, simulation studies are carried out in Matlab/ Simulink
® 
platform with PLECS simulation software. A 54.0 kW surface PMSM is considered and it is 
loaded with 70.0 N.m. load torque. The switching frequency was kept constant at 10.0 kHz 
and the DC-link voltage was at 600.0 V and two capacitors are 500.0 μF each. The RMS 
phase voltage and current was observed as 172.5 V and 77.78 A. It gives a power factor of 
around 0.78, power factor angle of (φ) 38.73°. 
 
Figure 5.7 (a) Conduction and (b) Switching loss distribution in different IGBT and the anti-parallel diodes with 
simulation and analytical calculation. 
Fig. 5.7 shows the simulation and analytically derived conduction and switching losses 
for 2-level inverter. Analytically derived losses are quite similar to the simulation studies and 
follow the same trend. However, in analytically derived losses, effects of current ripple, 
variation in Vce with load current was not included, which lead to the mismatch in two 
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results. Compared to the 2-level inverter in 3-level, switching losses are function of load 
power factor. Hence, with change in load power factor, some of the switches will have more 
switching losses than the other. 
5.4. Simulation Based Loss calculation for Three-Level Inverter  
To show the loss profile with the three-level inverter, similar conditions are applied like 
in the two-level inverter. In case of three-level inverter four proposed control strategies will 
be compared. As carrier based strategy, uses almost ideal duty ratio compared to the SV-
PWM based strategy; firstly we are going to compare the analytically derived losses with the 
proposed carrier based strategy derived in chapter 4 section 4.1.3. 
Fig. 5.8 shows the loss distribution in different power switches with change in modulation 
index for the proposed carrier based three-level inverter control strategy and then it is 
compared with the analytically derived losses. Both the results are quite similar. However, 
the difference between the two results comes because of the capacitor voltage balancing issue 
which introduce neutral point voltage fluctuation, current ripple, and power factor which are 
not possible to include in to the analytical equation. 
In Fig. 5.8 (a) conduction loss distribution of the four IGBT switches are shown. It can be 
observed that TA2, TA3 conduction losses are constant. The reason for this would be due to 
their unity modulation index, which leads to the continuous conduction of these devices for 
each half cycle. However, TA1, TA4 conducts only in proportion to the duty ratio, and for this 
reason the losses increase linearly with modulation index. As the switching for IGBT TA2, 
TA3 shown in Fig. 5.8 (b), occurs when current goes negative to positive or vice versa, only a 
small amount of switching losses happens due to the lagging power factor as shown in Fig. 
5.4 region C, A. As the power factor goes more lagging, it will introduce more switching 
losses in the inner switches. In normal operation, IGBT TA1, TA4 produces more switching 
losses compared to the inner ones, as they switch with active load current. 
Fig. 5.8 (c, d) shows the conduction and switching losses of the antiparallel diodes. These 
diodes only conducts when the IGBT switches are turned off ideally, as shown in two-level 
inverter. However, in case of three-level inverter, because of the NPC diodes, they don’t 
share much load current. Hence, it shows very low conduction and switching losses, as 
shown in the simulation results. Moreover, when the modulation index increases, the 
reference voltage vector goes to the outmost subsector, which uses mostly the large and 
medium voltage vector, and allows the flow of current to increase on those diodes. Hence, 
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from the analytically derived equation and corresponding waveforms, a uniform increase in 
conduction losses can be seen with the antiparallel diodes.  
 
Figure 5.8 Switching and conduction losses for each IGBT and diodes for each leg with carrier based control 
strategy and analytically derived equations, (a) IGBT conduction loss, (b) IGBT switching loss, (c) IGBT anti 
parallel diode conduction loss, (d) IGBT anti parallel diode switching loss, (e) NPC diode conduction loss, (f) 
NPC diode switching loss. 
In fig. 5.8 (e, f) conduction and switching losses for the NPC diodes are shown. As 
already explained in the earlier stage, when IGBT TA1, TA4 are turned off, load current passes 
through the NPC diodes, and it introduces the larger amount of conduction and switching 
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losses on them. However, as the modulation index increases and IGBT TA1, TA4 takes the 
larger share of the load current; the losses on the NPC diodes reduce. 
 
Figure 5.9 Switching and conduction losses for each IGBT and diodes for each leg with SV-PWM based control 
strategy, (a) IGBT conduction loss, (b) IGBT switching loss, (c) IGBT anti parallel diode conduction loss, (d) 
IGBT anti parallel diode switching loss, (e) NPC diode conduction loss, (f) NPC diode switching loss. 
Fig. 5.9 shows the low distribution with the proposed reduced loss based SVPWM 
strategy with DC-link voltage balancing. Compared to the earlier shown loss distribution, 
where a uniform modulation index was generated, in SVPWM strategies based on the two-
capacitor state of charge, duties are generated. Hence, losses will not follow as symmetrical 
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as carrier based strategy. Fig. 5.9 (a, b) shows the conduction and switching loss distribution 
for IGBT switches. Conduction losses for TA1 are linear with the modulation index. Hence the 
corresponding switching loss is almost constant. Conduction loss for TA2 has also increased 
with modulation index till 0.56, where redundant voltage vectors are dominant and after that 
it remains constant, as more medium and large vectors are used. Change in conduction loss 
shows that, TA2 was switching to keep the capacitors balanced. Hence corresponding 
switching losses were also high. However, after 0.56 when the conduction losses went to a 
constant value, a very small value of switching losses can be seen. This is because of the 
reduced switching. TA3 conduction losses are quite constant, as there was not much switching 
and for this reason switching losses are also low. The conduction losses for TA4 are constant, 
as there was not much switching and switching losses for that also is low.  
Fig. 5.9 (c, d) shows the conduction and switching losses for anti-parallel diodes. Results 
showed a bit higher conduction losses for lower two diodes till modulation index of 0.56, and 
then after it will reduce the losses. Fig. 5.9 (e, f) shows the conduction and switching losses 
for the NPC diodes. The losses are constant till 0.56, which shows continuous used of NPC 
diodes, to keep the neutral point potential low, and after that losses will start to reduce. 
Fig. 5.10 shows the loss distribution with the hybrid carrier based strategy. As in the 
hybrid carrier based strategy the duty ratios are generated like in carrier based strategy, the 
conduction and switching loss distribution follows the similar trend as like the carrier based 
strategy. Hence, the proposed HPWM strategy was able to keep the loss distribution similar 
like the carrier based strategy and in the same time was also able to eliminated the problem 
with DC-offset and additional PI controller.  
Fig. 5.11 shows the results with discontinuous PWM strategy. As with the DPWM 
strategy the phase voltage is clamped with one of the DC-bus voltages, it will reduce the 
switching losses and will introduce a constant conduction loss as shown in fig. 5.11 (a, b). It 
can also be observed that, after modulation index of 0.56, the switching losses of TA2, TA3 
goes down, and conduction loss is also constant. This is because of the continuous conduction 
of those switches. As the TA1, TA2 starts to take the power sharing after 0.56, the anti-parallel 
diodes conduction and switching losses are also goes down as shown in Fig. 5.11 (c, d). The 
NPC diodes conduction time increase with TA2, TA3, and it will helps to reduce the 
conduction losses of anti-parallel diodes up to 0.56 modulation index and after that, it will 
follow the standard carrier based profile, as there is not much influence of the redundant 
voltage vectors to play.  
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Comparing all four control strategies, it can be observed that, depending on the DC-link 
voltage balancing control strategy the loss sharing between different power switches and 
diodes changes till 0.56 of modulation index, where the redundant voltage vectors are 
dominant. When modulation index pass 0.56 and enter to the outer subsectors, the influence 
of redundant voltage vector reduces and all of them shows almost the similar loss profile. 
 
Figure 5.10 Switching and conduction losses for each IGBT and diodes for each leg with Hybrid-PWM 
based control strategy, (a) IGBT conduction loss, (b) IGBT switching loss, (c) IGBT anti parallel diode 




Fig. 5.12 shows the total IGBT and diode conduction and switching losses for each lag 
with change in modulation index. With carrier base strategy the losses keep on increasing 
with modulation index for outer two switches, as shown in Fig. 5.12 (b). Hybrid PWM 
strategy shows similar trend (Fig. 5.12 (c)) like the carrier based strategy. However, with the 
proposed discontinuous PWM strategy (Fig. 5.12 (d)) the loss distribution is balanced over 
the modulation cycle as the earlier proposed SVPWM strategy (Fig. 5.12 (a)).  
 
Figure 5.11 Switching and conduction losses for each IGBT and diodes for each leg with Discontinuous-
PWM based control strategy, (a) IGBT conduction loss, (b) IGBT switching loss, (c) IGBT anti parallel diode 






Figure 5.12 IGBT and anti-parallel diode total conduction and switching loss for each power switch and inverter 
lag, with proposed; (a) SV-PWM, (b) Carrier-based PWM, (c) Hybrid-PWM and (d) DPWM based control 
strategy.  
 
Figure 5.13 Total inverter loss comparison with different proposed control strategies. 
Fig. 5.13 shows the total inverter loss comparison between different proposed control 
strategies for three-level inverter and conventional two-level inverter loss. Due to the 
optimized switching vectors used for the proposed SV-PWM strategy, it shows the lowest 
inverter loss at higher switching frequencies among the other proposed strategies. In carrier 
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based strategy, there is no control over the switching vectors; hence it produces a bit higher 
inverter losses compared to the SVPWM strategy. 
In case of proposed HPWM strategy, the losses are higher than the carrier based strategy. 
The addition loss component in HPWM strategy comes from the change in switching 
sequence, to keep the capacitor voltages balanced. This additional cost we have to pay to 
improve the transient performance of the system and to eliminate the DC-offset problem with 
the conventional carrier based strategy. However, the proposed DPWM strategy reduces the 
inverter losses lower than the carrier based strategy, but still it is bit higher than the SVPWM 
strategy. Hence, if the total inverter loss is considered for selecting a control strategy, then 
SVPWM would be the best choice. However, DPWM will reduce the computational 
complexity of the system compared to the SVPWM strategy, with bit higher inverter losses. 
 
Figure 5.14 (a) Average torque and (b) Neutral point potential fluctuation (NPP), with the proposed control 
strategies 
 
Figure 5.15 Simulation results for total harmonic distortion comparison between proposed PWM strategies 
for three-level inverter. 
Fig. 5.14 (a) shows the average torque ripple comparison between different proposed 
schemes. Two-level inverter has the highest torque ripple at lower switching frequencies and 
at high switching frequencies above 10.0 kHz it is comparable with other three-level 
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strategies. However, carrier based PWM showed the lowest torque ripple among them. Fig. 
5.14 (b) shows the NPP fluctuation in different three-level inverter control strategies. The 
carrier based PWM showed the lowest NPP fluctuation and SVPWM or other proposed 
strategies shows bit higher cap voltage deviation.  
Fig. 5.15 shows the simulation results for total harmonic distortion with 6.0 kW SPMSM 
and proposed four DC-link voltage balancing strategies for three-level inverter. SVPWM 
strategy shows the lowest harmonic distortion and DPWM shows the highest %THD among 
the four. This is because of the clamping of the phases with one of the DC-bus for DPWM 
based strategy. However, with higher modulation index above 0.5, when the effects of the 
redundant voltage vectors get reduced, all of them show almost the similar performance 
results.  
5.5. Experimental Results Based Performance Comparison Study 
Fig. 5.16 shows the experimental study based %THD comparison for all four control 
strategies. Results trends are quite similar with the simulation as shown in Fig. 5.15. 
However, hybrid-carrier based strategy shows a bit lower harmonic distortion. As the %THD 
for the control strategies are calculated at steady state when machine is allowed to run at 
fixed speed, no system transients were present and it helps to reduce the harmonic distortion 
considerably. Moreover, with carrier based PWM there was no change in switching sequence 
based on capacitor voltage deviation like SVPWM based strategy, which also helps to reduce 
the harmonic distortion. 
 
Figure 5.16 Experimental results for total harmonic distortion comparison between 
proposed PWM strategies for three-level inverter. 
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Table IX shows the performance comparison study based on the experimental results. 
Results show a considerable reduction in computational time with the proposed carrier based 
strategies compared to the SVPWM based strategy. This will help to accommodate other 
computational logic and protections to facilitate and improve the performance of entire drive 
system. Current harmonic distortions are also compared. Results showed that SVPWM 
strategy has the lowest harmonic distortion and among the carrier based strategies HPWM 
produces the lower current harmonics. 
Table IX: EXPERIMENTAL RESULTS BASED PERFORMANCE COMPARISON STUDY FOR 
DIFFERENT PROPOSED CONTROL STRATEGIES  
 SV-PWM Carrier-PWM HPWM DPWM 
Total program execution 
time 
25 µsec 16 µsec 16 µsec 16 µsec 
Current harmonics 
(%THDi)  
2.84 4.82 3.06 3.41 
5.6. Summary of Chapter 5 
This chapter provided a detailed analytical derivation of switching and conduction losses 
for both two- and three-level inverter with change in modulation index and switching 
frequencies. Simulation studies are also performed to compare the two-level inverter and 
proposed control strategies for there-level inverters. Loss distribution in different power 












Chapter 6.  IPMSM Operation with Three-Level Inverter for Wider Speed-Torque 
Range  
Interior permanent magnet machines (IPMSM) are also used in electric vehicle 
propulsion applications for wider speed range of operation. Due to the presence of the 
reluctance torque it can produce more torque compared to the surface PMSM, for same per 
unit of stator current. As the magnets are buried into the rotor, as compared to the surface 
PMSM where magnets are on the surface, it produces a difference in d- and q- axis 
inductances, Ld and Lq. As, magnets are buried in the d-axis, Lq is always higher than Ld. 
 
Figure 6.1 Interior PMSM rotor 
6.1. SVPWM Based Control Strategy for IPMSM with DC-Link Voltage Balancing 
The SVPWM strategy developed for surface PMSM is now applied to the IPMSM and 
the performance of the system will be observed for change in speed and torque. All the 
machine equations will remain same as shown in (2.1), (2.2) and (2.7). The d- and q- axis 
currents can be expressed as shown eq. (6.1) and (6.2).  
)( cos
sqs
 Ii  (6.1) 
)( sin
sds
 Ii  (6.2) 
6.1.1. Maximum Torque per Ampere Control Strategy 
To achieve the maximum torque from per ampere of stator armature current (MTPA), 
there are control strategies which generate the reference current by solving numeric 
equations, or by using a lookup table approximation. In this study the reference currents (id, 
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iq) are calculated based on the stator current reference (is) generated from the difference 
between the reference and actual speed, as shown in Fig. 6.2 and from the torque angle, 
which gives the maximum toque for minimum stator current. Table X shows the data 
collected based on the maximum torque per ampere (MTPA) scheme and (6.3) shows the 
torque angle calculated from the table using third order polynomial. This is the required 
torque angle, where torque generated will be maximum for a given stator current 
requirement. 
Table X: A SET OF CORRESPONDING DATA, Is and β. 










Using third order polynomial approximation, current angle can be expressed by (6.3) as 
shown below. 
 
Figure 6.2 Control circuit diagram of IPMSM with three-level inverter. 
)106(812.0)103()102( 1421634  
sss
III  (6.3) 
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As shown in Fig. 6.2, the reference value of id, iq are generated from the stator current 
reference Is and the current angle β is calculated from (6.3). Reference voltage vectors, vd and 
vq, are generated from the vector controller, which feeds to the 3-level SV-PWM block.  
To control the IPMSM with DC-link capacitor voltage balancing SVPWM strategy is 
used, as already been used for surface PMSM in chapter 2. The table to generate the 
switching pulses is already shown in table VI. 
6.1.2. Problem with DC-link Voltage Balancing at Field Weakening Region 
As shown in chapter 2, fig. 2.2, with increase in negative d-axis current to drive the 
machine into deep field weakening region, the power factor improves and after a certain time 
it even goes leading (is1, is2). At this point when the modulation index is one (M.I. = 1.0) and 
the reference phase voltage is in one of the outer most sub-sectors (sub-sector 2, 3, 4), 
redundant voltage vectors cannot control the neutral point voltage fluctuation most 
effectively. In this sub-sectors difference in capacitor voltages are mostly dominated by the 
medium voltage vectors. The situation goes worse, when the phase current starts leading the 
phase voltage and starts to flow through the antiparallel body diodes of the power switches 
and come back to the source side.  
 
Figure 6.3 Direction of current flow with medium (PON) voltage vector during normal and leading power 
factor condition. 
Fig. 6.3 shows the current direction during application of medium voltage vector PON. 
The red arrow shows the normal operation when the power factor is unity or lagging and blue 
line shows the current direction during leading power factor condition for sector one.  Fig. 6.4 
(a), shows the simulation results for time duration for which different voltage vectors are 
applied (small, medium, large) and fig. 6.4 (b), shows their effects on the DC-link capacitor 
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voltage deviation. It can be seen that with the large voltage vectors there is no change in 
capacitor voltage deviation as was expected, with the redundant voltage vectors the capacitor 
voltages was trying to decrease, but due to the short time duration, it was not able to make the 
difference zero. The maximum capacitor voltage deviation is contributed by the medium 
voltage vectors, and there is no control over the capacitor voltage difference caused by them. 
From the results it is obvious that the only way to remove this additional neutral point voltage 
fluctuation is by reducing the use of medium voltage vectors. Till now no research work is 
shown to reduce the neutral point voltage fluctuation in the field weakening region at 
modulation index of one.  
 
Figure 6.4 Effects of different voltage vectors at higher modulation index (M ~ 1.0) and at leading power factor 
in subsector-III of sector-I. 
6.2. Proposed DC-link Voltage Balancing Algorithm at Leading Power Factor 
To reduce the capacitor voltage deviation caused by the medium voltage vectors, four 
strategies are proposed. Three of them use the two large and one redundant voltage vector 
without any medium voltage vectors and one of them uses two large and one null voltage 
vector. The detailed analytical calculation of the power switches duty cycles are developed in 
the following subsections. 
6.2.1. Lower Triangle Vector Sequence Based Control Strategy 
Fig. 6.5 (a) shows the vector diagram with the lower triangle. Here, two large voltage 
vectors and a small or redundant voltage vector are considered to generate the reference 
phase voltage while modulation index is unity. Here, it can be observed that the use of the 
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medium voltage vector is completely removed, which produces the NPP fluctuation at 
leading power factors. The calculations of the time duration for the respective voltage vectors 
are derived from eq. 6.4 for sector I. 
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Solving equation (6.4) by splitting the vectors in the real and imaginary parts, the 
corresponding duty cycles can be obtained, as shown in eq. 6.5. As all other sectors are 
symmetrical, similar expressions can be obtained for other sectors as well. The switching 
sequences with the proposed strategy are shown in table XI. 
Table XI: SWITCHING SEQUENCE WITH LOWER TRIANGLE BASED STRATEGY 



















6.2.2. Upper Triangle Vector Sequence Based Control Strategy 
In fig. 6.5 (b) the upper tringle is considered instead of the lower triangle as shown in fig. 
6.5 (a). Similar to eq. 6.4, the reference phase voltage can be divided in to real and imaginary 
axes and expression of duty cycles can be obtained as shown in eq. 6.6. All the other sector 

















































































The switching sequence corresponding to this control strategy is shown in table XII. 
























6.2.3. Mix Vector Sequence Based Control Strategy 
In this control sequence both the upper and the lower vector sequences are used. When 
the reference voltage vector (Vref) position (θ) is below 30°, the lower triangle vector 
sequences are used and when the position is more than 30°, upper triangular vector sequences 
are used. It is used to reduce the possible reduction in torque ripple that could appear due to 
the larger time sharing between the further voltage vectors. When the reference voltage 
vector position is below 30°, and the upper triangle sequences are used, than the two voltage 
vector (PPO, PPN) out of the three are further than the closer one which is PNN for sector 
one. Similarly when the reference voltage vector position is more than 30°, the lower triangle 
vector sequence will have more distance vectors. Hence, it could be more convenient to use 
the nearest voltage vectors to produce the reference voltage than the distance one. This 
strategy is just an extension of the earlier two proposed strategies. 
In all these control strategies no medium voltage vectors are used and hence it will 
eliminate the capacitor voltage fluctuation produced by those vectors. However, the phase 
voltage produced by these strategies will have a higher harmonic distortion, due to the 
elimination of the one voltage vector, as compared to conventional three-level inverter phase 
voltages. 
6.2.4. Two-level Equivalent of Three-level Inverter 
Fig. 6.6 shows the two-level equivalent of three-level inverter at leading power factor. 
This will completely eliminate the neutral point voltage fluctuation because it does not use 
any one of the small or medium voltage vectors.  
 



















































However, it will produce a higher harmonic distortion than the earlier proposed strategies 
like the two-level inverter. The switching duty cycles time period will be similar like the two-
level inverter as shown in eq. 6.7. 
6.3. Simulation Studies 
During the simulation studies the switching frequency was kept constant at 3.0 kHz and 
DC-link voltage was kept constant at 270.0 V. Fig. 6.7 shows the machine performance 
during a change in machine speed from 150.0 rpm to 800.0 rpm. Speed was changed in ramp. 
It can be observed from the results that the machine speed changed quite steadily with load 
torque of 6.0 N.m. and the peak to peak voltage differences between the two capacitors is 
around 2.0 V, which is below 1.0 % of the total DC-link voltage. During the deceleration 
period at 2.7 sec, the capacitor voltage difference increases, which could be coming from the 
deceleration rate or the PI controller gains used for vector controller. However, the voltage 
difference is about 8.0 V, which is less than 3.0% of the total DC-link voltage.  
Fig. 6.8 shows the machine performance during change in load torque from 6.0 N.m. to 
24.0 N.m. It can be observed that the motor speed gets reduced during transients and gets 
back to the reference speed of 550.0 rpm, when transients settle down, which shows the 
required controllability of the proposed system. 
The capacitor voltage difference and stator currents have increased at higher machine 
torque, because the capacitor needs to supply more power. The maximum peak capacitor 
voltage difference is 7.0 V, which is 2.5 % of total DC-link voltage.  
Fig. 6.9 to fig. 6.12 shows the result with the four proposed control strategies. In all these 
simulation studies, speed is changed to above base speed at 1298.0 rpm, which leads to an 
increase in the modulation index to go higher than one. To bring back the modulation index 
to one, a negative d-axis current of -6.0 Amp was injected in to the d-axis at 1.7 sec. It can be 
observed that the modulation index has now dropped down to one and the capacitor voltage 




Figure 6.7 Performance results for the three-level inverter with change in speed from 150.0 rpm to 800.0 rpm at 
6.0 N.m. load torque; (a) Change in machine speed; (b) Phase voltage; (c) Difference between two DC-link 
capacitor voltages; (d) Stator current. 
 
Figure 6.8 Performance results for three-level inverter with change in load torque from 6.0 N.m. to 24.0 N.m. at 
550.0 rpm machine speed; (a) Change in machine speed; (b) Phase voltage; (c) Difference between the two DC-




Figure 6.9 Performance results for three-level inverter with lower tringle based control strategy; (a) Change in 
modulation indices; (b) d-axis current; (c) Difference between the two DC-link capacitor voltages; (d) Stator 
current.  
 
Figure 6.10 Performance results for three-level inverter with upper tringle based control strategy; (a) Change in 





Figure 6.11 Performance results for three-level inverter with mix vector sequence based control strategy; (a) 
Change in modulation indices; (b) d-axis current; (c) Difference between the two DC-link capacitor voltages; (d) 
Stator current. 
 
Figure 6.12 Performance results for three-level inverter with 2-level sequence based control strategy; (a) Change 




The increase in the capacitor voltage deviation is basically due to the leading power factor 
effect that is explained in section 6.1.2. At 2.2 sec the four proposed control strategies are 
applied. It can be seen that with the first three control strategies, the voltage deviation has 
almost reduced to 10.0% of the conventional strategy. Moreover, with the mix sequence 
based control strategy the capacitor voltage deviation is more ripple free, then that of the 
other two strategies (Lower and upper triangle based). The possible reason for this reduction 
is already explained in section 6.1.2.  
Fig. 6.12 shows the similar results with two-level equivalent strategy. As it was expected 
there is no capacitor voltage deviation, as no small and medium voltage vectors are used.  
 
Figure 6.13 Phase voltage harmonic distortion comparison with (a) Lower triangle; (b) Upper triangle; (c) Mix 
sequence; (d) 2-level equivalent control based DC-link voltage balancing strategy. 
 
Figure 6.14 Phase current comparison at 43.33 Hz  with; (a) Lower triangle; (b) Upper triangle; (c) Mix 




Figure 6.15 Phase current harmonic distortion comparison at 43.33 Hz  with (a) Lower triangle; (b) Upper 
triangle; (c) Mix sequence; (d) 2-level equivalent control based DC-link voltage balancing strategy. 
Fig. 6.13 shows the phase voltage harmonic distortion with the four proposed control 
strategies. With the two-level equivalent strategy the harmonic distortion is the highest 
among the four. From the current harmonic distortion analysis shown in Figs. 6.14, 6.15, it is 
clear that, with the mix sequence based strategy the current distortion is less, which also helps 
to keep the capacitor voltage deviation low as shown in Fig. 6.11. With the 2-level based 
sequence, the current harmonic distortion is the highest among them. 
6.4. Experimental Results 
The proposed control algorithm is tested with a prototype of 6.0 kW IPMSM machine. 
Experimental work is carried out with a dspace® based real time operating system with 25.0 
µsec of step time and switching frequency is kept constant at 3.0 kHz.  
Fig. 6.16 shows the performance of the machine with change in speed from 150.0 rpm to 
800.0 rpm, with 6.0 N.m. of load torque. Here, we can observe that the machine speed has 
changed in ramp and the level of phase voltage has also increased as shown in the simulation. 
This increase in the voltage level with modulation index helps to reduce the harmonic 
distortion (%THD). The capacitor peak voltage differences are also around 1.5 V at top 
speed, which is below 1.0% of the total DC-link voltage. Fig. 6.17 shows the machine 
performance during change in load torque from 6.0 N.m. to 24.0 N.m., while machine speed 
was kept constant at 550.0 rpm. From the experimental results, it can be observed that, while 
load is changed, the capacitor voltage difference is increased, as shown in simulation results. 
However, the differences are well below the tolerance level. The maximum capacitor voltage 




Figure 6.16 Experimental results for three-level inverter with change in speed from 150.0 rpm to 800.0 rpm at 
6.0 N.m. load torque; (a) Change in machine speed; (b) Phase voltage; (c) Difference between the two DC-link 
capacitor voltages; (d) Stator current. 
 
Figure 6.17 Experimental results for three-level inverter with change in load torque from 6.0 N.m. to 24.0 N.m. 
at 550.0 rpm machine speed; (a) Change in machine speed; (b) Phase voltage; (c) Difference between the two 
DC-link capacitor voltages; (d) Stator current. 
From both the simulation and experimental results it can be observed that the proposed 
DC-link voltage balancing scheme for the IPMSM machine works well below the base speed 




Figure 6.18 Performance results for three-level inverter with lower tringle based control strategy; (a) Change in 
d-axis current; (b) stator phase voltage; (c) Difference between the two DC-link capacitor voltages; (d) Stator 
current. 
 
Figure 6.19 Performance results for three-level inverter with upper tringle based control strategy; (a) Change in 






Figure 6.20 Performance results for three-level inverter with mix vector sequence based control strategy; (a) 
Change in d -axis current; (b) stator phase voltage; (c) Difference between the two DC-link capacitor voltages; 
(d) Stator current. 
 
Figure 6.21 Performance results for three-level inverter with 2-level sequence based control strategy; (a) Change 




Figs. 6.18-6.21 show the performance comparison with all the four proposed control 
strategies, in the field weakening region. The DC-link voltage was kept at 150.0 V, for this 
study. As with the previously proposed DC-link balancing scheme a lot of capacitor voltage 
deviation occurs at neutral point in field weakening region, to keep the system safe, DC-link 
voltage was kept low at 150.0 V.  The motor was run at above base speed and 2.0 A of 
negative d-axis current was injected. From the results it can be seen that, with the 
conventional strategy the peak to peak capacitor voltage deviation goes around 28.0 V and 
with the proposed control strategies it is only 4.5 V.  
Hence, there is a reduction of 83.9% compared to the conventional strategy. Moreover 
with the 2-level sequence based strategy there is no voltage deviation, because it does not use 
any other medium or small voltage vectors. 
 
Figure 6.22 Experimental results for phase voltage harmonic distortion comparison with (a) Lower triangle; (b) 
Upper triangle; (c) Mix sequence; (d) 2-level equivalent control based DC-link voltage balancing strategy. 
Fig. 6.22 shows the experimental results for phase voltage harmonics with the proposed 
four control strategies at field weakening region. As it was expected from the simulation 
results with the mix sequence based control strategy voltage harmonic could be low, now it 
can be seen from the experimental results. Although, the voltage harmonic distortions are 
quite close, mix sequence strategy produces the lowest harmonics content and the two-level 
strategy produces the maximum distortion among the four strategies. 
6.5. Summary of Chapter 6 
A detailed study of the proposed modified DC-bus voltage balancing algorithm for three-
level traction inverter based drive with IPMSM is carried out. Both the speed and torque 
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transients are performed in simulation and experimental studies. The maximum capacitor 
voltage difference observed is around 4.0 % of the total DC-link voltage at full load. Four 
different control strategies are proposed to keep the DC-link capacitor voltages balanced in 
the field weakening region. The proposed control strategies do not use any of the medium 
voltage vectors, which contribute to the larger capacitor voltage deviation in the field 
weakening region at modulation index of one. Although the proposed strategy makes the 
phase voltage harmonic distortion higher than the conventional one, it keeps the capacitor 
voltages balanced at any leading power factor condition. It also helps to save the power 
switches from high voltage break down, due to capacitor voltage fluctuations. Detailed 





















Chapter 7.  CONCLUSIONS AND FUTURE WORK  
7.1. Conclusions 
Compared to the two-level inverter three-level inverter, considerably reduces the total 
inverter loss and harmonic distortion at the output voltage and current waveforms. The 
reduced harmonic distortion in turn helps to reduce the size of output sine filter and other 
magnetic components to reduce the system size and helps to increase the system power 
density. However, three-level inverter has a potential problem of DC-link capacitor voltage 
balancing. Detailed literature survey is carried out to shows the available DC-link voltage 
balancing strategies and their associated problem for electric vehicle applications. 
A space vector (SVPWM) based DC-link voltage balancing strategy is proposed with 
reduced switching vector per switching sequence and detailed simulation and experimental 
studies are also performed with a surface and interior permanent magnet synchronous 
machines. Results showed the required steady state and transient stability with the proposed 
scheme. The proposed strategy is further modified with current direction taken into 
consideration, which affects the DC-link voltage balancing ability at lower factor based 
systems. 
To reduce the system computational time and complexity, carrier based strategies are also 
developed and compared with the conventional carrier based strategies. The proposed 
strategy can reduce the switching losses by eliminating the common switching interval 
proposed by the conventional strategies. Moreover, a hybrid carrier based PWM and DPWM 
strategies are also proposed to eliminate the problem with DC-offset voltage addition to keep 
the NPP fluctuation low. Compared to the continuous HPWM, DPWM strategy reduces the 
switching losses and shows almost the similar loss distribution pattern like the earlier 
proposed SVPWM based strategy. 
Detailed analytical derivation of the switching and conduction losses for two- and three-
level inverters are also carrier out and results are then compared with the results obtained 
from the simulation based studies. Results are quite similar. Total voltage and current 
harmonic distortion, capacitor voltage deviation and torque ripples are also compared. 
To reduce the NPP fluctuation for IPMSM in at leading power factor condition, four 
control strategies are proposed. All These proposed control strategies do not take any medium 
voltage vectors to generate the reference voltage vector, which helps to reduce the capacitor 
voltage deviation at neutral point. 
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7.2. Future Work 
As a continuation of this project following topics can be considered. 
7.2.1. Regenerative Breaking 
Regenerative breaking is an important point to be considered in terms of electric vehicle 
perspective. When the vehicle goes downhill or when the driver brakes, the energy stored in 
the machine can be feed back to the battery to charge them and it also helps to increase the 
whole drive train efficiency. As for two-level inverters regenerative breakings are discussed 
in literature, for three-level inverter it is not a straight forward approach, because of the split 
capacitor voltages. 
7.2.2. Common Mode Voltage (CMV) Reduction 
Common mode voltage is a crucial problem for all electric drive train. It is basically the 
potential difference between the common start point of the stator winding and ground. Due to 
the stray capacitances present in the windings and the bearing, leakage current can flow very 
easily and damage the bearing. In this thesis CMV problem is not considered and as a future 
work it could be included. It would also be interesting to see how a control strategy can take 
care of DC-link voltage balancing, reduce the switching losses and also be able to reduce the 
CMV at the same time. 
7.2.3. Equal Power Sharing between All Power Switches 
From the analytical and simulation based studies shown in chapter 5, it can be observed 
that, the conduction losses for inner IGBT switches (TA2, TA3) are higher than the outer 
switches and switching losses for out switches (TA1, TA4) are more than the inner switching 
devices. This unequal loss distribution can overstress one switch compared to the other, 
which leads to overrating of that particular switch to operate them in safe operating region. 
Control strategies can be proposed to distribute the power losses equally in all power 
switches and can also be able to keep the neutral point balanced for all transient load torque 
variations.   
7.2.4. Replacement of Higher Switching Loss Based Devices with Wide Band Gap 
materials 
As wide band gap material based devices like SiC, reduces the switching losses 
considerably compared to the Si based switches, these switches (SiC) can be used for outer 
IGBT’s or neutral point clamped diodes to reduce the switching losses. A case study can be 
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done to see the reduction in total inverter loss and their effect on system efficiency and the 
increase in total system cost. 
7.2.5. Optimum Use of Medium Voltage Vectors with field Weakening Region for 
IPMSM 
In the proposed control strategies shown in chapter 6, to reduce the NPP fluctuation in 
field weakening region for IPMSM, medium voltage vectors are completely removed. It 
reduces the NPP fluctuation considerably; however, phase voltage harmonic distortion goes 
bit higher. A study can be done, to see an optimum value of medium voltage vector which 
can help to reduce the harmonic distortion compared to the proposed scheme and at the same 
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All the machine parameters used for simulation and experimental studies are listed below. 
SPMSM rating, VLL 6.0 kW, 220.0 V 
Stator Resistance (r) 0.1718 Ω 
Stator Self Inductances (Ld, Lq) 0.00336 H, 0.00336 H 
Flux Linkage (λ) 0.591 Wb/m2 
Motor Inertia (J) 0.03334 kg-m
2 
 
IPMSM rating, VLL 6.0 kW, 220.0 V 
Stator Resistance (r) 0.1718 Ω 
Stator Self Inductances (Ld, Lq) 0.00514 H, 0.01419 H 
Flux Linkage (λ) 0.591 Wb/m2 
Motor Inertia (J) 0.03334 kg-m
2 
 
PMSM rating, VLL 54.0 kW, 440.0 V 
Stator Resistance (r) 0.054Ω 
Stator Self Inductances (Ld, Lq) 270.0 μH, 270.0 μH 
Flux Linkage (λ) 0.084419Wb/m2 








All the switching sequences for sectors and subsectors of the proposed SVPWM strategy 
are shown below. 
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